User's Manual DISK JOCKEYTM I CONTROLLER

Table of Contents

Intuaduation	1
Introduction	1
Programming Specifications	3
Software Specifications	9
Disk System Software	14
I/O Connectors	16
Patches for CP/M ^{1M} *	17
CP/M Cold Start Loader	21
CBIOS Drivers for CP/M	23
Hardware Level Registers	26
Parts List	30
Assembly Instructions	33
Power-Up & System Check Out	37
Hardware Description	44
Disk Jockey Firmware	56
Acknowledgment	63
Warranty	63
Schematic Drawings	

Copyright 1978 G. Morrow

MORROW DESIGNS \square

User's Manual DISK JOCKEYTM I

INTRODUCTION

The Morrow's Micro-Stuff DISK JOCKEY I (DJ) board features two distinct subsections:

- 1. A universal floppy disk controller capable of interfacing to a wide variety of floppy disk drives,
- 2. A serial interface that allows communication with a terminal device at TTY 20ma current loop or RS-232 levels.

The floppy disk controller section will interface with any floppy disk drive plug compatible with the Shugart 800 drive. Siemens, Remex, Memorex and MFE are some of the manufacturers of full-sized floppy disks which are plug compatible with the Shugart 800/801.

The DJ plugs into an S-100 bus slot in a system with an 8080 type CPU and has a cable connector for a flat cable to the first floppy disk drive. The controller can control a chain of up to four drives daisy chained on this cable. A second connector on the DJ is provided for the attachment of a terminal device.

The DJ uses memory mapped I/O. Device registers used to input from and output to the floppy disk and the serial port are accessed from the CPU board of the S-100 system by references to memory addresses. Some registers differ in function depending on whether they are being read from or written to.

Most users will not wish to use the hardware level registers directly. Instead, they can call standard disk and serial I/O subroutines contained in 512 bytes of PROM memory on the DJ board. This PROM occupies a 512 byte block of S-100 bus memory addresses. A 256 byte RAM is also provided which is used by the PROM firmware as a data buffer and for temporary computation. The actual addresses where the I/O registers, PROM, and RAM appear is controlled by another PROM, referred to as the address selection PROM. This PROM is supplied with standard addresses burned into it for these registers. If the standard addresses would conflict with some other device on the system, a PROM burned with non-standard addresses can be substituted.

The Disk Jockey uses 1024 bytes of memory starting at 340:000Q or E000H (standard version). The first 512 bytes are occupied by ROM, the next 256 bytes contain a RAM buffer. The last 256 bytes constitute the memory mapped I/O.

Most users will wish to take advantage of the standard I/O subroutines supplied in PROM on the DJ.

The user should branch to the appropriate address in a jump table in the first few words of the system ROM. Since the subroutines end with a RET instruction, a CALL instruction should be used to branch to the subroutine.

The jump table contains jump instructions to the true address of the utility routines within the ROM. Having a jump table allows the individual routines to be updated and moved around within the ROM without having to change software that calls the routines. Let A represent the address of word \emptyset of the onboard ROM. In boards with standard address decoding PROMS, A = 340:000. The addresses to call for the utility routines are then:

Address	Standard Value	Symbolic Value	Function
А	340:000	DBOOT	DOS bootstrap routine
A+3	340:003	TERMIN	Serial input
A+6	340:006	TRMOUT	Serial output
A+9	340:011	TKZERO	Recalibrate (Seek to TRKØØ)
A+12	340:014	TRKSET	Seek
A+15	340:017	SECTOR	Select sector
A+18	340:022	DMA	Set DMA address
A+21	340:025	READ	Read a sector of disk data
A+24	340:030	WRITE	Write a sector of disk data

The specific function of each subroutine is described below.

A subroutine upon completion will execute a RET instruction. A disk subroutine that completes normally will return with a zero in the accumulator. A disk subroutine that detects an error condition will return a nonzero value in the accumulator. A program should execute an ANA A instruction after return from a disk utility subroutine to set the flags according to the contents of the accumulator and then branch if non-zero to an appropriate error handling routine.

Serial I/O

At the hardware level, a means is provided for the CPU program to determine whether the present level of the serial input is a MARK (1) or a SPACE (\emptyset). The user has a choice of connecting to the TTY or RS-232 serial input pin depending on the electrical requirements of the input device.

When a program in the CPU looks at bit 1 of the Read Status Register (see Hardware Registers below), this bit will be a \emptyset if the input line is at the SPACE level and a 1 if the input line is at the MARK level.

The hardware only provides the facility for the software to determine whether the device attached to the serial in line is sending a \emptyset or 1 signal. Decoding a pattern in time of zeroes and ones into meaningful information is the province of software.

Built-in Disk Jockey firmware provides the facility to receive or send a byte of data from the input device according to industry wide conventions for serial data transmission. These conventions are explained below.

Normally, the interface line will be at a 1 level. When an input device wishes to send a byte of data, it puts the input line to a \emptyset level for a length of time referred to as one bit time. This is called the start bit. At the conclusion of the start bit, the input device sends in order starting with the least significant bit and ending with the most significant bit, the eight data bits of the byte. To do this, the input device puts the interface line at a \emptyset or a 1 level for one bit time, depending on the value of the data bit to be sent. At the conclusion of the bit time, the next data bit is sent. After the final bit is sent, the line returns to the 1 level for at least one bit time (the stop bit).

After the final stop bit is sent, the input device is free to send the next character. If the next character is not yet available, for example, the next key on the input keyboard has not been pressed, the input device can wait any amount of time before lowering the line to a \emptyset to signal the beginning of the next character.

The format described above is the most common format used by terminal devices. There is some variation, however. Some devices use two stop bits, some transmit a parity bit, etc. Check the documentation for the specific terminal in use for details.

Different input devices can send their information at different baud rates. The relationship between baud rate and bit times is given below. Many terminal devices have switch selectable baud rates. The user will typically wish to select the highest baud rate that will not exceed the capacity of the transmission path between the terminal and the Disk Jockey.

Baud Rate	Bit Times
110	9.091 ms
300	3.333 ms
1200	.833 ms
1800	.555 ms
2400	.417 ms
4800	.208 ms

A program assembling an incoming character will typically wait one-half bit time from the leading edge of the start bit and then check to see if the start bit is still present. It will then wait for one bit time and sample the first data bit, etc. This technique samples each bit in the middle of its bit time, greatly improving the noise immunity of the system.

The firmware supplied with the Disk Jockey will assemble a byte received from the interface using this technique. A timing loop generates the delay of one-half bit time or one bit time as required. The timing constant used by this loop must be set by the user according to the baud rate required. The value of the constant also depends on the instruction execution time of the processor.

To set the timing constant, a program must deposit the correct value appropriate to the baud rate and processor speed at a fixed location in the Disk Jockey's onboard RAM. The address of this location has the symbolic name SCON in the firmware listing. Its value in units with a standard decoding ROM is 342:160. The value of the timing constant that should be stored for commonly used baud rates is given in the following table for a 2 Mhz clock system:

Baud Rate	SCON decimal	SCON octal	SCON hex
110	375	1:166	176
300	135	207	87
1200	33	41	21
1800	21	25	15
2400	16	20	10
4800	7	7	7

This timing constant must be set before the serial input or serial output subroutine is called.

The subroutine TERMIN can be called to wait for and assemble a character arriving over the serial input line. The character, once it is assembled, will be returned in CPU register A. The subroutine will not return until a character arrives.

The subroutine TRMOUT will transmit out the serial output port the character in register A. It will return once the character has been transmitted.

It is important to be aware of some of the disadvantages of serial communications as they affect programming technique. Since the CPU must sample the input line at the correct time and be listening to detect the start bit, the serial input subroutine must be called before the

start bit is received and must stay in its timing loops until a character is assembled. Once a character is received, all computation done by the program that called for the character must be done and control returned to the serial input subroutine before the start of the next character. This is normally not a problem due to the CPU instruction times being so short with respect to the bit times for commonly used baud rates, but attention must sometimes be paid to this requirement. Another disadvantage of this technique is the requirement to tie up the CPU to listen to see if a character is arriving. This prohibits a program that runs continuously until a key is pressed unless the program can guarantee that it can check for a start bit sufficiently frequently while doing the other computation that is necessary.

The performance of the serial input system can be improved when it becomes desirable to do so either by adding a more complex serial interface including a UART chip that will assemble an entire character without requiring intervention from the CPU or by using a parallel interface with a flag bit.

In spite of the disadvantages listed, serial communications offers the most economical way to attach a terminal to a computer. Virtually every terminal device manufactured offers a serial data path for connection to its CPU.

Disk I/O

To understand the significance of the disk utility subroutines, it is necessary to say a few words about how data is organized on the disk.

Information on the disk is organized into a number of concentric tracks:

Full-sized floppy 77 tracks Mini-floppy 35 tracks

The disk read/write head can be moved to any track by a series of step in or step out commands. A step in command moves the read/write head one track towards the center of the disk. A step out command moves the head one track away from the center of the disk. It is the responsibility of software to keep track of what track number the disk is currently at and to calculate how many step in or step out commands are necessary to move the head to a desired new position.

Once the read/write head has been moved to the desired track, the rotation of the disk will move a circle of magnetic material beneath the head. Within this circle of material, data is recorded in distinct regions called sectors. The sector is the smallest amount of information that can be separately read or written from the disk. There are twenty-six sectors/track on a standard and sixteen sectors/track on a mini-floppy. Each sector contains 128 data bytes.

In the header field of each sector, the track and sector number is recorded. During read or write commands, this header is read before data transfer takes place. If the DJ firmware detects a discrepancy between the track number it thinks it is at and the number recorded on the disk, it reports an error. To recover from this error, a program must do a recalibrate operation. The disk drive has a sensor that reports when the disk is physically positioned at track $\emptyset\emptyset$. A series of step out commands must be issued until this status line comes on. This operation will always position the disk to the same physical track. The recalibrate sequence is a standard utility subroutine supplied with the disk firmware.

Transferring a sector of disk data between memory and the disk therefore involves the following steps, each corresponding to a subroutine call to Disk Jockey firmware:

Position the read/write head to the desired track.

Specify the sector number to be involved in the data transfer.

Specify the memory address that disk data is to be written from or read to.

Actually perform the read or write operation.

Check for error conditions.

Subroutines

- TRKSET Given a one byte track address between 0 and 76 in register C of the CPU, this subroutine verifies that it is a valid track address. It then performs a seek operation to position the read/write head to the desired track. It does not read the header fields of the track to verify that the seek took place correctly -- this is doen when an attempt is made to read or write a sector.
- SECTOR Given a one byte sector number between 1 and 26 in register C, this subroutine checks that it is a valid sector number. It then records it for use in a later read or write.
- DMA Given a memory address in the B-C register pair, this subroutine checks that it is not an address within the Disk Jockey's address space. It then records the address in its RAM. Any subsequent read or write operations will transfer data to or from this memory address (and the 127 successively higher numbered memory cells). No disk operations actually take place.
- READ 128 bytes of data are read off the current track from the sector specified by the last SECTOR subroutine call to the address in memory specified by the last DMA call.
- WRITE 128 bytes of data are written on the current track into the sector specified by the last sector subroutine call from the address in memory specified by the last DMA call.

- TKZERO Calling this subroutine will position the read/write head to track ØØ using the track ØØ sensor as a reference. As discussed above, a call to this subroutine is the appropriate response to a seek error -- that is, the software detecting that the track number recorded in the header field of a sector does not agree with the count of track number being maintained in software.
- DBOOT Branching to this routine will result in a bootstrap load operation from the floppy disk. The serial constant is initialized to 1200 baud. Sector 1 of track ØØ of disk 1 will be read into memory location 2000 (80H). A branch will then be performed to this location. Branching to this subroutine from the front panel is the typical way to initialize a disk system.
- DISKETTE INITIALIZATION Before a new diskette can be successfully used, it must be initialized. Most diskettes are sold pre-initialized. However, it is sometimes necessary to reinitialize a diskette. The initialization process involves writing the header field of every sector onto the disk. None of the subroutines described above can be used to write these header fields. This is a safety measure to ensure that an erroneous branch to the firmware PROM cannot reinitialize a disk, destroying all the data recorded on it. The initialization function for diskettes is typically provided by a command included in the Disk Operating System. CP/M diskettes furnished by Thinker Toys contains a command INTLIZE.COM. The source code for this command, INTLIZE.ASM is also included. The Disk/ATE diskette has a command file called DSKINT which initializes diskettes and places a bootstrap loader on track zero sector one.

SOFTWARE SPECIFICATIONS

The Bootstrap

At location 340:000Q (E000H), there is a bootstrap routine which is intended to make the disk come up automatically. This routine selects drive number 1, does a home to track $\emptyset \emptyset$ and reads sector 1 of track $\emptyset \emptyset$ into locations 200Q through 377Q. After reading this sector into memory, the routine branches to location 200Q. The first sector of track $\emptyset \emptyset$ should have a loader which will bring in the rest of the user's system. Customers who purchase CP/M with The Disk Jockey receive a diskette which has this loader. By setting the program counter of the CPU to 340:000Q (E000H) and pressing RUN, CP/M automatically loads itself into memory and starts.

Full-Sized Floppy/Mini-Floppy Hardware Configuration

The Disk Jockey controller has two slide switches which configure the board hardware to control either an 8" drive or a 5" drive.

8" Full-Sized Floppy Drives: BOTH slide switches must be in the LEFT-most position;

5" Mini-Floppy Drives: BOTH slide switches must be in the RIGHT-most position.

Selecting Drives

If decoders are installed in the disk drives themselves, up to eight drives can be connected in a daisy chain fashion to the Disk Jockey. Without decoders, four drives can be controlled by the Disk Jockey. It is important to note that none of the firmware with the exception of the boot loader ever changes the selection of drives. Before sending commands via the firmware, it is the programmer's responsibility to select the proper drive by storing the drive selection code in two places in memory.

Drive selection codes for drives 1, 2, 3 and 4 are as follows:

Drive	Drive Sele	ction Code
1	2100	88H
2	011Q	09H
3	050Q	28H
4	0120	OAH

The appropriate drive selection code must be stored at memory locations 342:163Q (E273H) and 343:002 (E302H).

Utilizing the Disk Jockey Firmware

In order to transfer information to and from a disk drive under the control of the Disk Jockey, the firmware functions must be used in the proper sequence. A seek function should always precede a set sector function. A read or write function should be preceded by a DMA function, a set sector function and a seek function.

Data Transfer Examples

READ:

Suppose sectors 5, 6, 7 and 8 of track 12, drive 1, need to be read into memory starting at location 7:200Q (780H). The following program will do this:

Octal

	100 102 105 110	076 210 062 163 342 062 002 343 061 150 342	READ	MVI STA STA LXI	A,210Q DRIVE FUNCTN SP.STACK	INITIALIZE DRIVE #1 INITIALIZE STACK POINTER
	113	315 011 340		CALL	TKŹERO	RECALIBRATE HEAD
	116	016 014		MVI	C,12	SEEK HEAD TO
	120	315 014 340			ISEEK	TRACK 12
	123	001 005 004			B,4:005Q	SECTOR COUNT & NUMBER
	120	205			H,/:200Q	DMA ADDRESS
	132	305	LUUP	DIICH	р И	
	133	315 017 340		CALL	SECTOR	SAVE DHA ADDRESS
	136	301		POP	B	GET DMA ADDRESS
	137	305		PUSH	B	SAVE IT AGAIN
	140	315 022 340		CALL	DMA	SET DMA ADDRESS
	143	315 025 340		CALL	DISKR	READ DISK SECTOR
	146	247		ANA	А	TEST FOR ERRORS
	147	302 100 000		JNZ	READ	START OVER IF ERROR
	152	341		POP	Н	RECOVER DMA ADDRESS
	153	301		POP	В	RECOVER SECTOR & COUNT
	154	005		DCR	В	DECREMENT COUNT
	155	310		RZ	•	RETURN IF DONE
	156	014			C	INCREMENT SECTOR
	15/	021 200 000			D,200Q	INCREMENT DMA
	102	U3I 202 121 000				ADDRESS BY 2000
	103	303 131 000		JMP	LUUP	READ NEXT SECTOR
Hex						
	40	3E 88	START	MVT	A.88H	
	42	32 73 E2	• • • • • •	STA	DRIVE	
	45	32 02 E3		STA	FUNCTN	
	48	31 68 E2		LXI	SP,STACK	
	4B	CD 09 E0		CALL	TKZERO	

4E	0E	0 0			MVI	C,12
50	CD	0 C	EO		CALL	TSEEK
53	01	05	04		LXI	B,405H
56	21	80	07		LXI	H,780H
59	C5			LOOP	PUSH	B
5A	E5				PUSH	Н
5B	CD	0F	EO		CALL	SECTOR
5E	C1				POP	В
5F	C5				PUSH	В
60	CD	12	E0		CALL	DMA
63	CD	15	E0		CALL	DISKR
66	A7				ANA	А
67	C2	40	00		JNZ	START
6A	Ε1				POP	Н
6B	C1				POP	В
6C	05				DCR	В
6D	C 8				RZ	
6E	00				INR	С
6F	11	80	00		LXI	D,80H
72	19				DAD	D
73	С3	59			JMP	LOOP

WRITE:

The following program writes from memory starting at location 200:000Q (8000H) onto tracks 4, 5, and 6 of disk drive 1.

Octal

200	076 210	WRITE	MVI	A,210Q	INITIALIZE
202	062 163 342		STA	DRIVE	DRIVE
205	062 002 343		STA	FUNCTN	#1
210	061 150 342		LXI	SP,STACK	INITIALIZE STACK POINTER
213	315 011 340		CALL	TKZE RO	RECALIBRATE DISK HEAD
216	076 004		MVI	Α,4	SET UP
220	062 305 000	TLOOP	STA	TEMP	TRACK REGISTER
223	117		MOV	C,A	SEEK TO
224	315 014 340		CALL	TSEEK	NEXT TRACK
227	001 001 032		LXI	B,32:001Q	SECTOR COUNT& NUMBER
232	041 000 200		LXI	H,200:000	DMA ADDRESS
235	305	SL00P	PUSH	В	SAVE SECTOR & COUNT
236	345		PUSH	H	SAVE DMA ADDRESS
237	315 017 340		CALL	SECTOR	SET CURRENT SECTOR
242	301		POP	В	RECOVER
243	305		PUSH	В	DMA ADDRESS & SAVE
246	315 022 340		CALL	DMA	SET DMA ADDRESS
251	315 030 340		CALL	DISKW	WRITE A SECTOR
254	247		ANA	A	IEST FOR WRITE
255	302 255 000	STALL	JNZ	STALL	PROTECTED DISKETTE
260	341		POP	Н	RECOVER DMA ADDRESS
261	301		POP	В	RECOVER SECTOR & COUNT
262	021 200 000		LXI	D,200Q	INCREMENT
265	031		DAD	D	DMA ADDRESS

	266 267 270 273 276 277 301 302 305	014 005 302 235 000 072 305 000 074 376 007 310 303 220 000 000	TEMP:	INR DCR JNZ LDA INR CPI RZ JMP DB	C B SLOOP TEMP A 7 TLOOP 0	INCREMENT SECTOR DECREMENT COUNT READ ANOTHER SECTOR GET OLD TRACK & INCREMENT TEST FOR DONE SEEK TO NEXT TRACK TEMPORARY TRACK REG
Hex						
nex	80 82 85 88 88 88	3E 88 32 73 E2 32 02 E3 31 68 E2 CD 09 E0 3E 04	WRITE	MVI STA STA LXI CALL MVI	A,88H DRIVE FUNCTN SP,STACK TKZERO A,4	
	90 93 94	32 C5 00 4F CD 0C E0	TL00P	STÂ MOV CALL	TEMP C,A TSEEK	
	97 9A 9D	01 01 1A 21 00 80 C5	SL00P	LXI LXI PUSH	B,1A01H H,8000H B	
	9E 9F A2	E5 CD OF 34 C1		PUSH CALL POP	H SECTOR B	
	A3 A6 A9	C5 CD 12 34 CD 18 34			B DMA DISKW	
	AC AD BO B1	C2 AD 00 E1 C1	STALL	JNZ POP POP	STALL H B	
	B2 B5 B6	11 80 00 19 0C		LXI DAD INR	B,80H D C	
	BB BB BE	05 C2 9D 00 3A C5 00 3C		JNZ LDA INR	SLOOP TEMP A	
	BF C1	FE 07 C8		CPI RZ	7	
	C2 C5	C3 90 00 00	TEMP:	JMP DB	TLOOP O	

The two examples above will appear to run rather slowly. This is due to reads and writes being done on consecutive sectors. Since there is overhead error checking done in the disk read and write firmware, the next sector has been passed over by the time the subsequent read or write operation commences. Therefore, the disk has to go almost a full revolution before the right sector is under the head again. Thus, to write twenty-six sectors, the diskette revolves roughly twenty-six revolutions instead of one. The method used to overcome this problem is called reading skewed sectors. That is, instead of reading, say, sectors 1, 2, 3, 4, 5 ..., 26, in consecutive order, it is more efficient to read in the order 1, 6, 11, 16, 21, 26, 5, 10, 15, 20, 25, 4, 9, 14, 19, 24, 3, 8, 13, 18, 23, 2, 7, 12, 17, 22. This will read an entire track in five revolutions instead of twenty-six. For an example of how to read and write sectors with a skew of five, see the software listings for patching CP/M* to the Disk Jockey.

*CP/M is a trade mark of Digital Research, Pacific Grove, CA.

DISK SYSTEM SOFTWARE

An assembled Disk Jockey is part of a DISCUS I system and is also accompanied by a copy of Disk/ATEtm. Disk/ATE and CP/M* are also available at additional cost to those who have purchased only the controller. Both Disk/ATE and Disk Jockey CP/M are tailored to the I/O of the Disk Jockey controller. Both expect that a serial TTY/RS232 terminal set for 1200 baud is connected to J2 (serial port) of the Disk Jockey. Both are supplied on a write protected diskette (notch open) which should be kept that way. DO NOT COVER THE NOTCH ON THE DISKETTE. Finally, both systems are designed to self load when the disk is in place in drive A and a branch to 340:000Q (E000H) is made. For the CP/M user, a series of manuals accompanies the diskette which describes how to back-up the CP/M diskette. The only precaution is that when drive B is to be used for back-up purposes, it <u>must</u> be "logged on" (e.g., DIR:B) before the back-up process is started.

Backing Up Disk/ATE

To make a back-up copy of Disk/ATE, load Disk/ATE and have a blank diskette which is <u>not</u> write protected (notch covered). Follow the steps outlined below:

- a. Type: B16 followed by a carriage return. This command forces ATE to express numbers and addresses in hexidecimal radix.
- b. Type: L IOTBL <T> followed by a carriage return. This command loads the I/O driver symbol table from the disk.
- c. Type: ? SYSIO...IOEND followed by a carriage return. This is the beginning and ending addresses of the ATE I/O driver software expressed in hexidecimal radix. Make a note of these two values.
- d. Type: L ATETBL <T>
 followed by a carriage return. This command loads a selected subset
 of ATE's symbol table from the disk.
- e. Type: ? BEGIN...END followed by a carriage return. This is thebeginning and ending address of ATE expressed in hexidecimal radix. Make a note of these two values.
- f. Type: GO DSKINT followed by a carriage return. This is the load and go command for the diskette initialization program that formats a diskette to the IBM soft-sectored standard and also places a boot strap loader on track zero sector one.

- g. DSKINT will ask that the diskette be placed in the drive and then will ask which drive the diskette is in. If the diskette is write protected or the diskette is not in the drive or if the drive door is not closed or if the indicated drive is not connected to the system, DSKINT will detect these conditions and start all over until all the conditions necessary to write on a diskette are satisfied. After completing the initialization, DSKINT automatically returns to ATE.
- h. IO and ATE must be saved on the new diskette. IO must be saved first.
- i. Using the values for SYSIO and IOEND obtained in step c, type: S IO (SYSIO value here)H...(IO END value here)H followed by a carriage return. The "H" suffix is necessary to force ATE to interpret the preceeding digits as a number in hexidecimal radix.
- j. Using the values for BEGIN and END obtained in step e, type: S ATE (BEGIN value here)H...(END value here)H followed by a carriage return.
- k. Disk/ATE has now been copied on the fresh diskette. Files may now be transfered from the original diskette as needed.

Illustrated below are the details of the pin connections of J1 and J2. In both illustrations, the top of the circuit board is shown as the straight line on the right side of the connector.

	_	\sim		
RS232 INPUT	•	1		
R5232 OUTPUT	•	2		
RS232 GROUND	•	3		
TTY+ INPUT	•	4		
TTY- INPUT	•	5		
TTY+ OUTPUT	•	6		
TTY- OUTPUT	•	7	4	
_		<u></u>		

		\sim			\sim
	50	٠	٠	49	GND
	48	٠	٠	47	GND
DISK DATA	46	٠	٠	45	GND
WRITE PROTECT	44	٠	٠	43	GND
TRACK ZERO	42	٠	•	41	GND
WRITE GATE	4D	٠	•	39	GND
WRITE DATA	38	٠	•	37	GND
STEP	36	•	•	35	GND
DIRECTION	34	٠	•	33	GND
DRIVE SELECT 4	32	٠	•	31	GND
DRIVE SELECT 3	30	٠	٠	29	GND
DRIVE SELECT 2	28	٠	•	27	GND
DRIVE SELECT 1	26	٠	•	25	GND
SECTOR	24	٠	•	23	GND
READY	22	٠	٠	21	GND
INDEX	20	•	•	19	GND
LOAD HEAD	18	٠	٠	17	GND
IN USE	16	٠	٠	15	GND
	14	•	•	13	GND
	12	٠	•	11	GND
TWO SIDED	10	•	٠	9	GND
	8	٠	٠	7	GND
	6	•	•	5	GND
	4	•	•	3	GND
	2	•	٠	1	GND
			~		$/ \vee$
				\sim	

PATCHES FOR CP/M*

General

This section is included for those users of the Disk Jockey who have purchased a copy of CP/M Vers. 1.4 from a source <u>other</u> than Thinker Toys. Copies of CP/M sold through Thinker Toys have the necessary I/O routines to interface CP/M to the Disk Jockey disk controller and serial I/O port.

At the end of this section are two listings which are designed to allow the Disk Jockey to be interfaced with the Digital Research CP/M operating system. This can be done with a minimum of effort.

The first listing is the so called "cold start loader" which is used to bring CP/M in from the disk. It also has code which will allow the user to easily write a modified version of CP/M out on the disk. There is even a small routine which loads the "cold start loader" itself on sector 1 of track \emptyset .

The second listing is CBIOS software (Custom Basic Input-Output System) which is the interface between CP/M and the Disk Jockey controller. The general idea is to key in the cold start loader, use the loader to bring CP/M in from a diskette, enter the CBIOS code and, finally, use the cold start loader to save everything out on a clean diskette.

The "Cold Start Loader"

There are three parts to the cold start loader. LOAD is at address 2000 (80H) and is designed to read CP/M into memory from location 51:000 through 77:377 (290H through 3FFFH). After loading CP/M, the LOAD routine branches to location 76:000 which is a routine that initializes several memory locations, prints a sign-on message and then branches to CP/M proper.

SAVE is at location 232Q (9AH) and is the reverse of LOAD. SAVE writes out on the disk starting at track \emptyset sector 2 all memory locations between 51:000 and 77:377. After performing this operation, SAVE comes to a dynamic halt at STALL 261 (B1H).

INTLZ is a short routine which writes locations 200 through 377 on sector 1 of track \emptyset . Thus, once the cold start loader is keyed into memory, it can save itself at the right location on the disk.

CBIOS

The standard version of CP/M is designed to run with the Intel MDS development system a floppy disk interface. Most of the CP/M system software is completely independent of the particular 8080 hardware environment that it is running in. However, there is a certain part which must be tailored to the hardware of the host system. This hardware-dependent software is completely contained on pages 76 and 77 of CP/M (assuming the standard 16K version). CP/M can be made to run on different hardware by changing the software on pages 76 and 77 (3E00H through 3FFFH). The CBIOS software which is supplied with the Disk Jockey is designed to let CP/M run when an 8" full-sized floppy disk is attached to the Disk Jockey controller which is plugged into an S-100 main frame.

Patches for CP/M*

Patching CP/M*

Before actually performing any of the steps below, the Disk Jockey should be plugged into the mainframe S-100 bus, and an 8" disk drive should be connected to the controller. You should have on hand two diskettes: one with CP/M and one blank. A copy of CP/M which will run on the Disk Jockey will be constructed on the blank disk before any changes are attempted on the original CP/M disk.

Step I:

Plug in the controller. Connect the disk to the controller and turn on the CPU and disk drive. Do NOT put a diskette in the drive at this point.

Step II:

Enter the "cold start loader" into main memory starting at location 200 (80 H). The instructions will extend from 200 to 377 filling all of the second half of page 0.

Step III:

Load location 342:163 with 210 (E273 hex with 88 hex).

Load location 343:002 with 210 (E302 with 88 hex). Location 343:002 is in actuality an I/O device (memory mapped I/O) so values read from 343:002 and the values written into 343:002 will be independent.

Step IV:

Set the program counter of the CPU to location 272 (BA hex) but do NOT start the CPU yet.

Step V:

Insert the <u>blank</u> diskette into the drive and close the door. Be sure that the diskette is NOT write protected. (Write protected 8" diskettes have a notch near the corner of the diskette diagonally opposite the labeled corner.) Be sure the diskette is inserted right side up. On a Discus I system, the label should be on top and the diskette should be inserted by holding the label of the diskette between the thumb and forefinger when it is inserted into the drive. Patches for CP/M*

Step VI:

Start the computer. After the CPU is started at 272, the activity light (if one is present) should come on, the head should load and step out to track 0 (if not already there). After sixteen revolutions of the diskette, the head will unload and the activity light will go off.

Step VII:

Stop the CPU. It should be executing the instruction JMP DONE. --303 312 000 (C3 CA 00 hex). The cold start loader should be on sector 1 of track 0.

Step VIII:

Remove the diskette from the disk drive.

Step IX:

Change locations 222 and 223 from 000 and 076 to 261 and 000 respectively (change 92 to B1 and 93 to 00 hex).

Step X:

Initialize the program counter of the CPU to 200 (80 H). Do NOT start the CPU.

Step XI:

Insert the CP/M disk and be sure that it is write protected before it is put into the drive. Close the drive door securely.

Step XII:

Start the CPU. The head should load and after a second or two the head should step to track 1. Wait for the head to unload and the activity light to go off. CP/M has been loaded into memory between 51:000Q and 77:377Q.

Step XIII:

Enter the CBIOS code starting at location 76:000 through 77:072 (3E00 through 3F3A hex). Verify that the code has been entered correctly.

Patches for CP/M*

Step XIV:

Initialize the program counter of the CPU to 232 (9A hex) but do NOT start the CPU.

Step XV:

Insert the blank (except for the "cold start loader") diskette into the drive and close the door securely.

Step XVI:

Start the CPU. The head should load, return to track 0 and write the better part of tracks 0 and 1 before the head unloads. After the head unloads, do NOT remove the diskette but stop the CPU. The CPU should be executing the JMP STALL instruction.

Step XVII:

Connect a terminal to the serial port of the Disk Jockey and adjust the baud rate to 1200 baud.

Step XVIII:

Initialize the program counter of the CPU to location 340:000 (E000 hex) and start the CPU (the blank disk should still be in the drive). After several seconds, the terminal should print:

16k CP/M VERS/1.4

After five seconds or so, the prompt should appear:

A>

A Disk Jockey version of CP/M is now up and running. After this new version of CP/M has been tested (see CP/M documentation), Steps I through XVII can be used to alter the original CP/M diskette if desired.

"Cold Start Loader"

~

CP/M* "COLD START LOADER"

342:156	STACK	EQU	342:1560
342:164	DMAADDR	EQU	342:1640
340:017	SECTOR	EQU	340:0170
340:025	READ	EQU	340:0250
340:030	WRITE	EQU	340:0300
340:014	SEEK	EQU	340:0140
340:011	HOME	EQU	340:0110
340:000	BOOTSTR/	AP EQU	340:0000

000:200 203 204 205 210 213 214 217 220 221 224 227	315 315 000 000 305 315 017 340 315 025 340 247 302 000 340 301 005 312 000 076 315 327 000 303 203 000 300 000 300	LOAD RLOOP	CALL NOP PU5H CALL ANA JNZ POP DCR JZ CALL JMP	SETUP B SECTOR READ A B B B 76:000Q NSDMA RLOOP	INITIALIZE SECTOR COUNT & DMA ADDRESS SAVE SECTOR & COUNT INITIALIZE SECTOR READ DATA TEST FOR ERROR RESTART IF ERROR RECOVER SECTOR & COUNT DECREMENT & TEST FOR CP/M LOADED CALCULATE NEXT SECTOR & DMA ADDR
232 235 240 243 244 245 250 253 254 257 260 261 264 267	061 156 342 315 011 340 000 305 315 007 305 017 340 315 037 340 315 030 340 247 302 261 000 301 312 261 000 315 327 000 303 243 000	SAVE WLOOP 5TALL	LXI CALL CALL PUSH CALL CALL ANA JNZ POP OCR JZ CALL JMP	SP,STACK HOME SETUP B SECTOR WRITE A STALL B B STALL NSOMA WLOOP	INITIALIZE STACK POINTER RETURN HEAD TO TRACK Ø INITIALIZE SECTOR, COUNT & DMA ADDR SAVE SECTOR & COUNT GET SECTOR & DOUNT EET FOR ERROR RECOVER SECTOR & COUNT DECREMENT COUNT DYNAMIC HALT CALCULATE NEXT SECTOR & DMA ADDR
272 275 300 303 306 311 312	061 156 342 315 011 340 041 200 000 042 164 342 315 030 340 000 303 312 000	INTLZ DONE	LXI CALL LXI 5HLD CALL NOP JMP	SP ,STACK HOME H ,200Q DMAADDR WRITE DONE	INITIALIZE STACK POINTER RETURN HEAO TO TRACK Ø INITIALIZE DMA ADDRES5 WRITE 200Q THROUGH 377Q ON TRACK Ø SECTR 1 DYNAMIC HALT

000:3 3 3 3	815 820 823 826	001 041 042 311	006 000 164	056 053 342	SETUP	LXI LXI 5HLD RET	8,56:006Q H,53:000Q DMAADDR	SECTOR COUNT & INITIAL SECT INITIALIZE DMA ADDRE55	ł
	127 131 132 133 135 140 141 142 145 147 152 153 156 157 162 165	076 201 117 336 372 074 117 021 376 302 305 305 305 301 021 052 031 042	005 033 357 200 001 362 014 200 164	000 365 000 340 002 342 342	NSDMA OK	MVI AOD MOV SBI JM INR MOV LXI CPI JNZ PU5H CALL POP LXI LHLD DAD SHLD	A,5 C C,A 27 OK A C,A D,365:200Q 1 OK+3 B SEEK B D,2:200Q DMAADDR D DMAAODR	SECTOR SKEW A00 TO CURRENT SECTOR TEST FOR SECTOR OVERFLOW ADJUST NEW SECTOR DMA ADJUSTMENT TEST FOR SECTOR 1 NOT THROUGH W/ TRACK Ø MOVE TO TRACK 1 RECOVER SECTOR & COUNT DMA ADJUSTMENT GET OLD DMA ADDR CALCULATE NEW DMA ADDR & SAVE	
3 3 3 3 3	73 74 77	372 311	077 327	000		MVI SUB JM RET	A,77Q H NSDMA	ADDRESS OVERFLOW & AOJUST IF NECESSARY	

"Cold Start Loader"

00CD 00D0 00D3 0006	01 06 21 00 22 74 C9	2E S 28 E2	ETUP L. L. Si Ri	(I 8,5 (I H,5 HLD DMA. ET	6:006Q 3:000Q ADDR
00D7 00D9 00DA 000B 00DD	3E 05 81 4F DE 1B FA EF 3C	N 00	SDMA MI Al M(S8 J)	/I A,5)D C)V C,A 3I 27 4 OK	
00E1 00E2 00E5 00E7 00EA 00E8	4F 11 80 FE 01 C2 F2 C5 CD 0C	F5 00 E0	M(L) CF JN P(C/	IK A IV C,A II D,30 II 1 IZ OK+3 JSH 8 NLL SEE	55:200Q 3 K
00EE 00F2 00F5 00F5 00F6 00F9 00FB 00FC 00FF	11 80 2A 74 19 22 74 3E 3F 94 FA 07 C9	02 0 E2 00	K L) Lł DA Sł MI SI JM RE	#* 8 \[I] D,2 L D DMAJ \(0) 0 L D DMAJ \(1) A,72 \(8) H \(1) NSON \(T) NSON	200Q Addr Addr Addr 7Q 4A

	E26E E274 E00F E015 E018 E000 E009 E000	STACK DMAADDR SECTOR READ WRITE SEEK HOME 800TSTRA	EQU EQU EQU EQU EQU EQU EQU VP EQU	342:156Q 342:164Q 340:017Q 340:025Q 340:030Q 340:014Q 340:011Q 340:000Q
0080 0083 0084 0085 0088 0088 0088 0086 0086 0090 0091 0094 0097	CD CO 00 C5 C0 OF E0 C0 15 E0 A7 C2 00 E0 C1 05 CA 00 3E CD D7 00 C3 83 00	LOAD RLOOP	CALL NOP PUSH CALL ANA JNZ POP DCR JZ CALL JMP	SETUP 8 SECTOR READ A BOOTSTRAP 8 8 76:000Q NSDMA RLOOP
009A 009D 00A0 00A3 00A4 00A5 00A8 00A8 00A8 00AF 00B0 0081 00B4 00B7	31 6E E2 CD 09 E0 CO CD 00 C5 CD OF C0 DF E0 C0 18 E0 A7 C2 B1 00 C1 05 CA 81 00 CD D7 00 C3 A3 00	SAVE WLOOP STALL	LXI CALL NOP PUSH CALL CALL ANA JNZ POP OCR JZ CALL JMP	SP,STACK HOME SETUP 8 SECTOR WRITE A STALL 8 STALL NSDMA WLOOP
00BA 0080 00C0 00C3 00C6 00C9 00CA	31 6E E2 CO 09 E0 21 80 00 22 74 E2 CD 18 E0 00 C3 CA 00	INTLZ DONE	LXI CALL LXI SHLD CALL NOP JMP	SP,STACK HOME H,200Q OMAAODR WRITE DONE

Hex Listings (see octal listings for comments)

CP/M* "COLD START LOADER"

Vers. 2.79

.

TYPE B: TTCBIOS. PRN

		;CBIOS	DRIVERS	FOR	CP/M
2000	-	C PM	EOU	290	оон
2106	-	ENTRY	EOU	CP	4+8068
000	-	CDISK	FOU	4	
F000	-	ORIGIN	FOU	OE	роон
5000	-	TNDIIT	FOU	0.0	TOTNAR
	•	OUTDUT	Equ	00.	
F000	-	TERO	EQU		1011+0
E009	-	TREEV	EQU	08	1018+95
FOOL	-	SECTOR	FOU	08	IGIN+OFH
E012	2	DMA	FOU	OR	TGTN+12H
E012	-	DISKR	FOU	OR	IGIN+15H
F018	-	DISKW	FOU	OR	TGIN+18H
F26F	-	STACK	FOU	08	TGTN+26EH
F273	-	DRIVE	FOU	ÖR	TGIN+273H
E274	-	DMAADR	EQU	OR	IGIN+274H
F277	-	TRACK	EQU	ÖR	IGIN+277H
E302	-	STATUS	EOU	OR	TGTN+302H
E IF 3	-	DELAY	ĒÕŬ	ŎŔ	IGIN+1F3H
E270	=	SCON	EQU	80	IGIN+270H
0003	:	LOBYTE	EOU	2H	
0000	-	INTIOB	rēdu	- ő''	
ŏŏšŏ	-	RDYMSK	EQU	ŝo	н
0001	=	WPTCT	EQU	1	
		;		·	
		•			
3E00		:	ORG	CP	M+1500H
3E00	C 32D 3E	ŚTART	JMP	BO	OT
3E03	C36D3E		JMP	WB	TOOT
3E06	C3973E		JMP	CO	NST
3E09	C 3C 5 3E		JMP	co	NIN
3EOC	C3D73E	CPOUT	JMP	CO	NOUT
3E0F	C3F23E		JMP	LI	ST
3E 12	C3E73E		2MP	PU	NCH
3E 15	C3DD3E		JMP	RE	ADER
3E18	C3913E		JMP	HO	ML
3E 18	C3343F		JMP	SE	LUISK
3E1E	C 3BD 3E		JMP	31	1186
3E21	C3823F		JMP	55	LIDEC
3E24	C312E0		JMP	DM	
3E27	C 38C 3F		JMP	KE	
3E 2 A	C3A13F		JMP	WB	UTE

3E2D 3E30 3E33 3E36 3E39 3E3A	316EE2 CD613E 21CC3F CD8F3F AF 320400	BOOT	LXI CALL LXI CALL XRA STA	SP,STACK TINIT H,PROMPT MESSG A CDISK
3E3D 3E43 3E443 3E448 3E448 3E448 3E448 3E55 3E557 3E557 3E55 3E552 3E552	32813F 218000 2274E2 3EC3 320000 21033E 220100 320500 210631 220600 3A0400 4F C30029	GOCPM	STA LXI SHLD MVI STA LXI SHLD STA LXI SHLD LXI SHLD LDA MOV JMP	CDISKA H, BOH DMAADR A, OC 3H O H, START+3 1 5 H, ENTRY 6 CDISK C, A CPM
3E61 3E63 3E66 3E69 3E60	3E00 320300 210000 210000 C9	TINIT	MVI Sta LXI LXI Ret	A, INTIOBY Iobyte H, 0 H, 0
3E6D 3E70 3E73 3E76 3E78 3E78 3E78 3E81 3E84 3E84 3E89 3E88 3E88 3E88 3E88	316EE2 018000 CD12E0 3EB8 3273E2 CD2AE0 21403E 229200 3E2A 32CF00 3E3D 32FA00 C 38000	йвоот	LXI LXI CALL MVI STA CALL LXI SHLD MVI STA JMP	SP, STACK B, 200Q DMA A, 210Q DRIVE ORIGIN+52Q H, GOCPM 222Q A, 52Q 317Q A, (CPM+1400H)/100H 372Q 200Q
3E91 3E94	CD393F C309E0	HOME	CALL JMP	SELDSK TKZERO

3E97 0604 3E99 3A02E3 3E90 1E	CONST	MVI 1.DA RAR	B,4 Status	3EF5 3EF8 3FF9	3A0300 1F 1F		LDA PAR RAR	I
3E9D 1F		RAR		BEFA	CREDRE		JMP	P
3E9E D2A73E		JNC	STATUS 1	•	55-	;		
3EA1 05		DCR	B	3EFD	293F	CITBLE	DW	c
3EA2 C2993E		JNZ	CONST+2	3EFF	293F		DW	C
JEAD AF		DET	A	3503	2035		DW DW	R C
3EAO UY	CTATUS1	CALL	TNPHT	36.05	2535	COTRUE	DW	č
SEAT COUSEU.	3181031	CPI	19	3F07	253F	COLDER	DW	č
SEAC C2B13E		JNZ	STATUS4	3FO9	F23E		DW	L
BEAF AF		XRA	A	3FOB	253F		DW	С
3EBO C9		RET		3FOD	253F	LTBLE	DW	C
3EB1 FEOD	STATUS4	CPI	ODH	3FOF	253F		DW	C
3EB3 C2A73E		JNZ	STATUS 1	3F11	253F		DW	C
3EB6 32BC3E		STA	STATUS5	3615	253F	PTRLF	DW DW	č
SEDY FOFF		DET	Urrn	3F 17	253F		DW	c
3EBB 09	STATUSS	DB	0	3F 19	253F		DW	č
3586 00	:	50	•	3F1B	253F		DW	С
3EBD C5	SETTRK	PUSH	В	3F1D	293F	RTBLE	DW	C
3EBE CD393F		CALL	SELDSK	3F1F	293F		DW	ç
3EC1 C1		POP	В	3521	2935		DW DW	2
3EC2 C3OCEO		JMP	TSEEK	3F25	2931	COTTY	FOIL	ن د
				3F25	-	COCRT	EQU	ž
3EC5 21FD3E	CONIN	LXI	H,CITBLE	3F25	-	COUCI	EQU	š
3EC8 3A0300	CONTRI		TUBILE	3F25	-	COLPT	FQU	\$
3ECB 17 3ECC E606	SELDEV	ANT	64	3F25	` =	COUL 1	EQU	\$
3ECE 1600	SELDEN	MVT	D.0	3F25	=	COPTP	EQU	\$
3ED0 5F		MOV	E.A	3F25	-	COUP1	EQU	\$
3ED1 19		DAD	D	3F25	=	COUP2	EQU	5
3ED2 7É		MOV	Α,Μ	3523	(306E0			0
3ED3 23		INX	H	5120	030020		0111	0
3ED4 66		MOV	n, m	3F29	=	ĊITTY	EOU	\$
35D5 6F		PCHI	L, A	3F29	=	CICRT	EQU	\$
JED0 E9	:	10110		3F 29	=	CIPTR	EQU	\$
3ED7 21053E	CONOUT	LXI	H.COTBLE	3F29	-	CIUCI	EQU	ħ
3EDA C3C83E		JMP	CONIN1	35 69	-	CTURE	EQU	÷
50000 0 500000	;			3529	218025	CIUNZ	L QU	. н
3EDD 211D3F	READER	LXI	H,RTBLE	3E20	7F		MON	۱۱ ۵
3EE0 3A0300		LDA	IOBYTE	3F2D	B7		ORA	Ä
3EE3 1F	READEI	IMD	SELDEN	3F2E	CAOBEO		JZ	ĩ
SEE4 USUUSE		JUL	SELDEN	3F 31	3600		MVI	M
3FF7 21153F	PUNCH	LXT	H. PTBLE	3F 33	C9		RET	
SEEA SAOSOO		LDA	IOBYTE			;		
3EED 1F	PNCH1	RAR		3F 34	79	SELDISK	MOV	A
3EEE 1F		RAR		3F 35	323D3F		STA	N
3EEF C3E33E		JMP	READR1	58 38	69		REL	
	;							

1					3E.F.2	210D3F	LIST	LXT	H.LTBLE
	3E97 0604	CONST	MVI	в.4	3EF5	340300		LDA	IOBYTE
	3E99 3A02E3		I, DA	STATUS	3EF8	1F		PAR	
	REAC 1E		RAR		3EF9	16		RAR	
	READ 1F		RAR		BEFA	CREDRE		JMP	PNCH1
	REAL DEATSE		JNC	STATUS1		- 32 - 3-	:		
	3EA1 05		DCR	В	3EFD	293F	CITBLE	DW	CITTY
	3EA2 C2993E		JNZ	CONST+2	3EFF	293F		DW	CICRT
	BEAS AF		XRA	A	3F01	DD 3E		DW	READER
	3EA6 C9		RET		3F03	293F		DW	CIUC1
	SEAT CDOSED	STATUS1	CALL	INPUT	3F05	253F	COTBLE	DW	COTTY
	REAA FE13		CPI	19	3F07	253F		DW	COCRT
	3EAC C2B13E		JNZ	STATUS 4	3F04	F23E		D₩	LIST
	3FAF AF		XRA	A	3FOB	253F		DW	COUC 1
	2580 00		RFT		3FOD	253F	LTBLE	DW	COTTY
	3EB1 FEOD	STATUS4	CPI	ODH	3F0F	253F		DW	COCRT
	3FB3 C2473F		JNZ	STATUS 1	3F11	253F		DW	COLPT
	3EB6 32BC3F		STA	STATUS5	3F13	253F		DW	COUL1
	JEB9 F6FF		ORI	OFFH	3F 15	253F	PTBLE	DW	COTTY
	3EBB C9		RET		3F 17	253F		DW	COPTP
	JEBC 00	STATUS5	DB	0	3F 19	253F		DW	COUP 1
	,220 00	:	-		3F1B	253F		DW	COUP2
	3EBD C5	SETTRK	PUSH	в	3F1D	293F	RTBLE	DW	CITTY
	3585 CD2035	OLITAN	CALL	SELDSK	3F 1F	293F		DW	CIPTR
	3601 01		POP	B	3F21	293F		DW	CIUR 1
	3507 01		IMP	TSEEK	3F23	293F		DW	CIUR2
	3EC2 C30CE0		JPIT	IJEER	3F25	=	COTTY	EQU	\$
	3505 315035	CONTN	1 7 1	HCITRIE	3F25	=	COCRT	EQU	\$
	JECO 2 IF D JE	CONTN	1 0 1	TOBYTE	3F25	-	COUCI	EQU	\$
	JEC8 JA0300	CONTRI		100112	3F25	=	COLPT	FQU	\$
			ANT	4 11	3F25	` =	COUL 1	EQU	\$
	3ECC ED00	SELDEV	ANI	on D.O	3F25	=	COPTP	EQU	\$
	JECE TOUU		MAT	D,0	3F25	=	COUP 1	EQU	\$
	JEDU SF		MUV	L, A	3F25	=	COUP2	EQU	\$
	3500 75		MOV		3F25	79		MOV	A,C
	JED2 /E		TNY	н, гі u	3F26	C306E0		JMP	OÚTPUT
	3503 23 3504 66		T N V	и.м			1		
	3ED4 00		MOV	Ι Δ	3F29	=	ĊITTY	EQU	\$
	3ED3 0F		PCHI.	L , A	3F29	=	CICRT	EQU	\$
	3600 63				3F29	=	CIPTR	EQU	\$
	2507 210525	CONCUT	1 11	H COTBLE	3F29	=	CIUC1	EQU	\$
	3ED1 2103 3F	CONCOL	IMP	CONTRI	3F 29	2	CIURI	EQU	\$
	SEDA USUBSE		JUL	CONTRI	3F29	=	CIUR2	EQU	\$
	3500 3140.00	DEADED	1 91	U PTRIE	3F29	21BC3E		LXI	H, STATUS5
	3EDD 211D3F	READER		H, RIDLC	3F20	7E		MOV	Α,Μ
	3EE0 3A0300	DE ADD 1		IUBIIE	3F2D	B7		ORA	A
	3223 IF	READEI	IMD	SEIDEV	3F2E	CAOBEO		JZ	INPUT:
	3EE4 03003E		JUL	SELUEY	3F 3 1	3600		MVI	м,о
	1558 011575	in the second		U PTD/F	3F 33	C9		RET	
	3667 211535	PUNCH	EVT.	n, FIDLE			:		
	JELA JAUJUU	DNCUL		100110	3F 34	79	SELDISK	MOV	A.C
	SEED IF	PNCHI	RAR		3F 36	323D3F		STA	NEWDRV+1
	JELE IF		KAN	054001	2F 38	co co		RFT	
			JMP	R P. AUK I		- /			

			· ' <u>`</u>		
3F3C 38 3F3C 38 3F3F 77 3F3F 77 3F40 C8	1813F 200 7 8	SELDSK Newdrv	LXI MVI MOV RZ	H,COISKA A,O M M,A	
3F41 4E		:	MOV	С,А	
3F42 3/ 3F45 F5 3F46 E0 3F48 2 3F48 E5	A73E2 5 6F7 1793F 5	SELDSK1	LDA PUSH ANI LXI PUSH	DRIVE PSW OF7H H,DTABLE H	
3E40 B1		SLOOP	CMP 17	M FOUND	
3F50 23 3F51 23 3F52 23 3F55 23 3F55 37 3F59 77	7 3 3 4 5 7 7 7	FOUND	INX INX JMP INX LDA MOV	H H SLOOP H TRACK M, A	
3F5B 79 3F5C 87 3F5C 87 3F5C 87 3F5E 61 3F5F 02 3F62 24	9 7 5 7 2633F 4		MOV ADO ADD MOV JNC INR	A,C A L,A HISOK H	
3F63 F 3F64 E(3F66 B(3F67 3 3F6A 3 3F6A 3 3F6D 2 3F6F 7	1 608 6 202E3 273E2 3 F	HISOK	POP ANI ORA STA STA INX	PSW 8 M Status Drive H A M	
3F6F 3 3F72 AI 3F73 1 3F76 C 3F79 80 3F7A DI 3F7B 0 3F7C 00	277E2 F 102E3 3F3E1 D D	DTABLE	STA XRA LXI JMP DB OB OB DB	TRACK A D, STATUS DELAY 80H 0 1	
3F70 20 3F7E 00 3F7F 00 3F80 01 3F80 01 3F81 00	0 0 2 D 0	CDISKA	DB DB OB OB DB	20H 0 2 0 0	
3F82 7 3F83 3 3F86 C	9 2883F 9	SETSEC	MOV Sta Ret	A, C SECTORA+1	
3F87 01 3F89 C	E00 30FE0	ŠECTORA ;	MVI JMP	C,O Sector	

3F8C 3F92 3F94 3F95 3F98 3F98 3F98 3F98 3F99 3F96 3F96 3F97	C0393F CD873F DE0A C5 C015E0 C1 A7 C8 0D C2943F 2F C9	READ READ1 READY	CALL CALL MVI PUSH CALL POP ANA RZ DCR JNZ CMA RET	SELOSK SECTORA C,10 B DISKR B A C READ1
3F A 1 3F A 4 3F A 7 3F A 9 3F A 0 3F A 0 3F A 0 3F A 0 3F A 0 3F B 0 3F C 0 3F C 0 3F C 0	C0393F CD373F 0E0A C5 CD18E0 C1 A7 C8 D0 C2A93F 3A02E3 E601 CA9F3F 21E23F 7E A7 C8 E5	WRITE OSKW PROTCT MESSG	CALL CALL MVI PUSH CALL POP ANA RZ JNZ LDA ANI JZ LXI MOY ANA RZ PUSH	SELDSK SECTORA C,10 B DISKW B A C OSKW STATUS WPTCT READY H,PTCTMSG A,M A
3FC3 3FC4 3FC7 3FC8 3FC9	4F C 00C 3E E 1 2 3 C 3BF 3F		MOV CALL POP INX JMP	C,A CPOUT H H MESSG
3FCC 3FCE 3FD7 3FD7 3FD7 3FD7 3FE1 3FE2 3FE4 3FE8 3FE0	000A 31364B2043 5645525320 312E34 000A 000A 50524F5445 0D0A 00	РТСТМSG	0S DB DB DB DB DB OB DB DB DB OB	0 00H,0AH '16K CP/M 'VERS' '1.4' 0DH,0AH 0 00H,0AH 'PROTECT' 00H,0AH 0

.

.

A>

HARDWARE LEVEL REGISTERS

Users desiring a greater level of control over the floppy disk or serial interface may wish to directly refer to the I/O device registers on the DJ from their 8080 program. There are eight one-byte registers, four of them are read only, and four of them are write only. The registers have four memory addresses on the S-100 bus with a different register being selected during a read operation and during a write operation. This gives the total of eight registers.

To make use of the registers, the first operation is to write to the write function register a bit pattern that selects one of the disk drives of the floppy disk system. All the other command and status bits will then refer to the operation of this selected drive.

Readable Registers

Register 0 - Disk Data Register (location 343:000Q or E300H standard version):

Reading from this register will transfer one byte of information from the floppy disk to the CPU. Note that the correct use of this register requires programming sequences involving setting bits in other control registers and adhering to certain timing rules, or the data read will be meaningless.

Register 1 - Disk Read Mark Register (loc. 343:0010 or E301H standard version):

Reading from this register puts the CPU into a wait state until the DJ detects a field it recognizes as an address mark on the floppy disk. (See floppy disk data formats.) The bit pattern of the mark then appears as the contents of the register, and the CPU is allowed to leave the wait state and read in the register value.

If no valid data is found on the disk, the CPU will hang and an external reset will be necessary. It is therefore important for a disk to be in the drive, the door closed, the drive selected, and the head loaded and positioned to a valid track before a read mark is done.

Register 2 - Read Status Register (loc. 343:0020 or E302H standard version):

This register contains bits that identify the current status of the DJ and the currently selected drive.

	*	*	*	*	*			*
	READY	SECTOR	2SIDED	INDEX	TRKØØ	HD-LOADED	SER-IN	WRT-PROT
BIT	7	6	5	4	3	2	1	Ø

*Bits marked with an asterisk reflect the current state of status lines from the floppy disk drive. See the documentation for the floppy disk drive actually in use for a detailed specification of these signals. Hardware Level Registers

- READY This bit is a 1 when the currently selected disk drive is powered on, the door is closed, and a diskette is present.
- SECTOR This line relects the status of the sector status line from the floppy disk drive.
- 2SIDED This line is a 1 when the status line from the floppy disk drive indicates that it is equipped to read two-sided floppy disks.
- INDEX This line reflects the status of the INDEX line from the floppy disk drive. It goes to a 1 once per revolution of the floppy disk.
- TRKØ This bit is a 1 when the read/write head in the floppy disk is positioned on track Ø.
- HD-LOADED This bit is a 1 when the DJ is directing the floppy disk drive to press the read/write head against the recording medium.
- SER-IN This bit reflects the current status of the TTY or RS-232 serial input line.
- WRT-PROT This bit is a 1 when the diskette in the drive is write protected, that is, there is a notch in the jacket for 8" drives or there is no notch for 5" drives.

Register 3 - Load Head Register (loc. 340:003Q or E303H standard version):

Reading a byte of data from the address of this register causes the currently selected floppy disk drive to load the read/write head, that is, operate the solenoid to bring the head into contact with the medium. The byte of data that will actually be read from this memory location is meaningless. The head will remain loaded for sixteen revolutions after a load head command and will then automatically unload unless bit 3 of the write function register is a \emptyset .

Write Only Registers

Register \emptyset - Disk Data Register (loc. 340:000Q or E300H standard version):

The byte of data to be written to the disk is written to this register. As with the Read Disk Data Register, a proper sequence of setup commands is necessary for a write to this register to be effective.

Hardware Level Registers

Register 1 - Disk Write Mark Register (loc. 340:001Q or E301H standard vers.):

Writing a byte of data to this register, when done at the proper time and place in a programming sequence, can write one of the special synchronization marks onto the disk. These synchronization marks are recorded on the disk in a way that is immediately distinguishable from data since certain clock pulses are omitted in accordance with industry standards. The DJ automatically generates the correct pattern of missing clock pulses to be recorded with the mark written.

The standard marks and the hex value of the byte of data that should be written to this register to get them are:

FB Data Mark
F8 Deleted Data Mark (rarely used)
FE Sector Mark (only used during initialization of disk)
FC Index Mark (only used during initialization of disk)

Register 2 - Write Function Register (loc. 340:0020 or E302H standard vers.):

This register contains bits that activate various control signals to the floppy disk drive(s) and to the internal circuitry of the DJ.

BIT 7	6	5	4	3	2	1	ø
DS	1 IN-US	SE DS3	STE	P E-A-U	J DIR	DS4	DS2

- DS1-DS4 These bits are passed on to the output flat cable to the floppy disk drives as DRIVE SELECT 1 thru DRIVE SELECT 4. Each disk drive has a means of setting an internal jumper to determine which drive select line in the cable it will respond to. Only the disk drive whose drive select line is on will respond to the commands output by the program to the writable registers and present drive status in the readable registers. Likewise, only the selected drive will participate in data transfers. Only one drive should be selected at a time.
- IN-USE This line is normally not used. Setting it to a 1 forces the LED on the front of the Shugart compatible floppy disk drive to be on regardless of the state of other activity at the drive.
- STEP This bit controls the step line to the floppy disk drive. Setting this bit from a 1 to a Ø causes the stepping motor in the floppy disk drive to move the read/write head one track in the direction specified by the DIR bit.

- DIR This bit indicates to the floppy disk drive the direction it should move the read/write head in response to a step command:
 - Ø = out 1 = in
- E-A-U Enable Auto Unload. This bit being a 1 activates the automatic head unload feature. To prolong medium life, it is important to minimize the amount of time the read/write head is pressed against the disk. When this bit is set to a 1, the DJ will automatically unload the read/write head sixteen revolutions after the last load head command was issued. This bit should always to set to a 1 except for hardware debugging or data transfer optimization purposes.

Register 3 - Write Serial Register (loc. 340:003Q or E303H standard version):

Bit 5 of this register will appear at an appropriate voltage (or current) level at the RS-232 (and TTY) serial output connector. The other bits of this register have no significance.

PARTS LIST

7	180Ω ¼ wa	tt resistors	(brown-grey-brown)	R1, 8, 9, 10, 11, 12, 13				
3	240Ω ½ wa	tt resistors	(red-yellow-brown)	R21, 27, 28				
1	470Ω 1 wa	tt resistor	(yellow-purple-brown)	R20				
4	510Ω ¼ wa	tt resistors	(green-brown-brown)	R22, 23, 25, 26				
4	1kΩ	п	(brown-black-red)	R3, 16, 17, 24				
1	1.5kΩ	u	(brown-green-red)	R14				
3	3.3kΩ	н	(orange-orange-red)	R4, 7, 15				
1	3.9kΩ	н	(orange-white-red)	R2				
1	4.7kΩ	II	(yellow-purple-red)	R19				
2	27kΩ	II	(red-purple-orange)	R5, 6				
1	47kΩ	11	(yellow-purple-orange)R18				
1	.01 µfd d	isk capacitor		C1				
17	by-pass c	apacitors*						
1	.82 µfd t	antulum capacit	or	C3				
2	2.7µfd	u		C5, 6				
2	$39\ \mu\text{fd}$	u		C2, 4				
1	1N914/482	0 -0201 sign al d	iode	CR1				
2	1N4742 1	2 volt zener di	odes	CR2, 3				
1	2N3904 N	IPN transistor		Q2				
2	2N3906 P	NP transistors		Q1, 3				
2	slide switches							
1	heat sink							
1	set machine nut and screw							
1	4Mhz crystal							
1	50 pin ri	ight angle flat	cable connector	J1				
1	7 pin right angle connector w/ matching header and pins J2							

Parts List

1	8 pin low profile socket	
16	14 pin low profile sockets	
14	16 pin low profile sockets	
5	20 pin low profile sockets	
1	74LSOO quad 2-input NAND gate	3C
1	74LSO2 quad 2-input NOR gate	10B
1	74LS08 quad 2-input AND gate	5B
1	74LS10 tri 3-input NAND gate	3B
1	74LS14 hex Schmitt-trigger inverter	5C
2	74LS20 dual 4-input NAND gate	12C, 13A
1	74LS32 quad 2-input OR gate	8B
8	74LS74 dual D-type flip flop	9A, 10A, 1B, 2B, 12B, 13B, 1C, 2C
1	74LS124 dual voltage-controlled oscillator	8A
1	74LS155 dual 1 of 4 decoder	4C
2	74LS161 synchronous 4-bit counter	4B, 13C
1	74165 parallel-load 8-bit shift register	9B
1	74LS174 hex D-type latch with clear	7A
1	74LS241 octal tri-state** bus driver	10C
1	74LS273 octal D-type latch with clear	5A
1	74LS299 8-bit bidirectional shift/storage regi	ster 11C
2	74366/368 hex 2-4 tri-state** inverting bus dr	rivers 3A, 6A
1	DM8090 quad inverter, dual 2-input NAND gate	11B
1	DM81LS95/97 octal tri-state** buffer	90
1	MMI 6301/82S129 4x256 bit tri-state** PROM	80
2	MMI 6306/82S131 4x512 bit tri-state** PROM	6C, 7C
1	DM81LS96/98 octal tri-state** inverting buffer	r 4A

Parts List

2	2112 4x256 bit RAM with tri-state** output	6B, 7B
1	7805 5 volt 1 amp monolithic regulator	1A
1	741 operation amplifier	11A
1	5" x 10" printed circuit board	

1 glossy photograph

*by-pass capacitors will vary in value from .01 μfd to .1 μfd depending upon currently available supplies.

**tri-state is a trademark of National Semiconductor Corp.

ASSEMBLY INSTRUCTIONS

DO NOT INSTALL OR SOLDER ANY PARTS UNTIL YOU HAVE READ THESE INSTRUCTIONS SEVERAL TIMES AND HAVE FULLY DIGESTED THE INFORMATION!

CAUTION -- DO NOT SOLDER OR CLIP COMPONENT LEADS WITHOUT USING SAFETY GLASSES!

INSPECTION

Use the Parts List to make sure that there are no missing items in your kit. Please notify us of any shortages. Be sure to check for missing parts before you start to assemble.

COMPONENT LEAD WIDTHS

Bend the leads with the plastic bending block in your kit. Be sure that the leads are bent to the proper width <u>before</u> the part is inserted. Properly bent components solder easier and give the finished kit a professional appearance. See the right hand column of the Parts Installation for proper component widths.

SOCKETS

A socket is furnished for every integrated circuit. It is important that you use the sockets; otherwise, a defective part will be extremely difficult to replace.

NO REPAIR OR SERVICE WILL BE PERFORMED ON A KIT WHICH HAS HAD INTEGRATED CIRCUITS SOLDERED TO THE CIRCUIT BOARD.

PARTS ORIENTATION

In all references throughout the instructions, the convention used is that the gold edge connector is the <u>bottom</u> of the board. Orientation identification is molded into the plastic of the sockets and is illustrated below:

Assembly Instructions

This orientation mark identifies where pin #1 of the integrated circuit is to be positioned when inserted into the socket. The socket should be inserted in the board so that the orientation mark is in the <u>lower right</u> hand corner.

Orientation of the transistors, tantulum capacitors, diodes and voltage regulator is specified in the component layout drawing. It is advisable to study this drawing and the 8 x 10 glossy photograph carefully before building the kit. Refer to both during parts installation.

SOLDERING AND SOLDER IRONS

The most desirable soldering iron for complex electronic kits is a constant temperature soldering iron with an element regulated at 650° F. The tip should be fine so that it can be brought in intimate contact with the pads of the circuit board. Both Unger and Weller have excellent products which fit the above requirements.

There are three important soldering requirements for building this kit.

1. Do not use an iron that is too cold (less than 600° F) or too hot (more than 750° F).

2. Do not apply the iron to a pad for extended periods.

3. Do not apply excessive amounts of solder.

The proper procedure for soldering components to the circuit board is as follows:

1. Bring the iron in contact with both the component lead and the pad.

2. Apply a <u>small</u> amount of solder at the point where the iron, component lead, and pad all make contact.

3. After the initial application of solder has been accomplished with the solder flowing to the pad and component lead, the heat of the iron will have transferred to both the pad and the lead. Apply a small amount of additional solder to cover the joint between the pad and the lead. DO NOT PILE SOLDER ON THE JOINT! EXCESSIVE HEAT AND SOLDER CAUSE PADS AND LEADS TO LEFT FROM THE CIRCUIT BOARD. EXCESSIVE SOLDER IS THE PRIMARY CAUSE FOR BOARD SHORTS AND BRIDGED CONNECTIONS.

PARTS INSTALLATION

Before installing parts, bend the leads of the resistors, diodes, and tantulum capacitors to the lengths shown in the right hand column. After a series of parts have been installed in the board, bend the leads slightly to hold them in place, solder the leads and trim the excess lead lengths before proceeding to the next step.

Install:

CR1	1N914/482	0-0201 signal diode	Check for orientation!	.5 in.
R1	180Ω $\frac{1}{4}$ wa	tt resistor	brown-grey-brown	.5
R2	3.9kΩ	н	orange-white-red	.5
R3	1kΩ	н	brown-black-red	.5
R4, R7	3.3kΩ	н	orange-orange-red	.5
R5, R6	27kΩ	н	red-purple-orange	.5
R8-R13	180 Ω	н ,	brown-grey-brown	.5
R22	510 Ω	н	green-brown-brown	.5
R14	1.5kΩ	11	brown-green-red	.5
R15	3.3k Ω	н	orange-orange-red	.5
R16, R17	1k Ω	П	brown-black-red	.5
R18	47k Ω	н	yellow-purple-orange	.5
R19	4.7k Ω	н	Yellow-purple-red	.5
R23	510 Ω	н	green-brown-brown	.5
R24	1kΩ	11	brown-black-red	.5
R25, R26	5 10 Ω	н	green-brown-brown	.5
CR2, CR3	1N4742 12	v. zener diode	Check for orientation!	.5
C3	.82 µfd t	antulum capacitor	11	.5
C5, C6	2.7 µfd	н	п	.5
R21, 27, 2	.8 240Ω ½	watt resistor	red-yellow-brown	.6
4 Mhz crys	tal		Use a trimmed resistor to secure the crystal t circuit board	lead o the .45

Check for orientation! .6 in. C2, C4 39 ufd tantulum capacitor п Socket 11A 8-pin low profile н Sockets 3A, 6A-8A 16-pin low profile 11 Sockets 9A, 10A, 13A 14-pin low profile ... Sockets 4A, 5A 20-pin low profile Sockets 1B-3B, 5B, 8B, 10B, 12B, 13B н 14-pin low profile 11 Sockets 4B, 6B, 7B, 9B, 11B 16-pin low profile ... Sockets 1C-3C, 5C, 12C 14-pin low profile н Sockets 4C, 6C-8C, 13C 16-pin low profile в Sockets 9C-11C 20-pin low profile R20 470Ω 1 watt resistor yellow-purple-brown .8 J2 7-pin right angle header with pins oriented toward the top of the board (away from the 100 pin Check for orientation! edge connector) 50-pin right angle header with J1 pins oriented toward the top of the board (away from the 100 н pin edge connector) Slide switches S1 and S2 After installation, these two switches should be switched in the same direction: to the left if the Disk Jockey is to be used with a full-size floppy disk or to the right if it is to control a 5" minifloppy disk drive. C1 .01 ufd disk capacitor By-pass capacitors (17 each). Values may vary from .01 µfd to .1 µfd. LM340.5/7805 5 volt regulator Bend lead, insert and hand tighten the nut and bolt with the bolt running through the bottom of the board through the heat sink and through the regulator. The nut should be hand tightened over the regulator. Solder the leads. If heat sink grease is available, apply a thin film between the board, heat sink, and regualtor. Finally, tighten the nut firmly.

POWER-UP AND SYSTEM CHECK OUT

Power Supply/Voltage Regulator Check Out

Voltage requirements:	(reference to grou	nd - pins 50 and 100)
Pins 1 and 51	no less than 7 volts not more than 10 volts	approx. 700 ma
Pin 2	not less than 13 volts not more than 22 volts	approx. 25 ma
Pin 52	not less than -22 volts not more than -13 volts	approx. 100 ma

Before installing any of the integrated circuits, apply power to pins 1 and 51, pin 2 and pin 52 (ground at pins 50 and 100) as specified above. Perform the following measurements with a volt meter:

(1)	Pin 4 of 11A (741)	-12 volts
(2)	Pin 7 of 11A	+12 volts
(3)	Pin 14 of 13A	+5 volts
(4)	Pin 14 of 13B	+5 volts
(5)	Pin 16 of 13C	+5 volts

If the voltage at any of the check points differs from the required value, return the unit for trouble shooting and repair.

Power-Up Check Out

Install the integrated circuits as per the layout on the board (note: IF the legend at 5A reads 74LS373, change to 74LS273). When inserting these parts, be careful not to bend pins under the package -- a pin which is bent under the integrated circuit may appear to be inserted in the socket. BENT PINS ARE THE MOST COMMON REASON FOR MALFUNCTIONING BOARDS!

After all the parts have been installed, voltages checked, and integrated circuits installed, reconnect the power supplies and power up the board again. This can be done stand-alone or in the mainframe of your computer. Check again the voltages called out in the previous section. If there are any differences from the required values, please return the board.

8"/5" Hardware Selection

Be sure that the two slide switches S1 and S2 are to the left for 8" drives and to the right for 5" drives. BOTH SWITCHES MUST FACE THE SAME DIRECTION -- BOTH TO THE LEFT OR BOTH TO THE RIGHT.

Power-Up and System Check Out

SYSTEM CHECK OUT

Introduction

The Disk Jockey interface occupies 1024 bytes of memory 340:0000 through 343:377Q (E000H through E3FFH). These addresses can be customized for special applications but in the check out procedures which follow, standard addressing will be assumed. Users of customized boards should apply appropriate address offsets.

ROM

(1) Examine location 340:000Q and verify that it contains 303Q (location E000H should contain C3).

(2) Examine location 340:003Q and verify that 303Q is also present (E003 should contain C3).

(3) Examine location 341:377Q and verify that it contains 311Q (E1FF should contain C9).

RAM

(1) Examine location 342:000Q (E200H).

(2) Verify that the following values can be deposited at the stated addresses.

	Octal	Hex	
Address	Value	Address	Value
342:000	000	E200	00
342:001	001	E201	01
342:002	002	E202	02
342:003	004	E203	04
342:004	010	E204	08
342:005	020	E205	10
342:006	040	E206	20
342:007	100	E207	40
342:010	200	E208	80
342:011	377	E209	FF

Power-Up and System Check Out

<u>I/0</u>

Disk Pause Logic

Enter the followping program in the Disk Jockey RAM:

0	ctal				Hex			
342:000 342:003	072 303	001 000	343 342	E200 E203	3A 01 E3 C3 00 E2	B LOO	IP LD. JMI	A MARK P LOOP

Start this program at the label LOOP. The system should hang with PREADY low. Turn the computer off and then on in order to generate a \overline{POC} (power-on-reset). Note: many S-100 systems generate a POC signal when the reset switch is pressed and in this case it is not necessary to turn the system off and then on again. In the sequel, the above procedure will be referred to as "generate a \overline{POC} signal."

Enter the following program in the Disk Jockey RAM:

0c [.]	tal			Hex			
342:000 (072 000) 343	E200	3A 00 E3	LOOP	LDA	DATA
342:003 (303 000) 342	E203	C3 00 E2		JMP	LOOP

Start the program. This time the system should not hang. Stop the computer. This completes the test of the disk pause logic.

Load Head Command

Generate a \overline{POC} signal. Verify that pins 1 and 15 of IC 6A are at a logic 1 (approx. 4-5 volts). Enter the following program in the Disk Jockey RAM.

Octal			Hex			
342:000 072	003 343	E200	3A 03 E3	LOOP	lda	HEAD
342:003 303	000 342	E203	C3 00 E2		Jmp	LOOP

Start this program and after a moment, stop the program. Verify that pins 1 and 15 of IC 6A are now at a logic zero (approx. 0 volts). For the next test, it is necessary that pins 1 and 15 are at a logic zero. This completes the test of the Load Head Command.

Disk Function Register

This test is to be performed just after the Load Head Command test. Before the Disk Function Register is tested, pins 1 and 15 of IC 6A should be at a logic zero level. Enter the following program:

342:000	062 011	342 E	200 3	32 09 E2	LOOP	LDA	TEST
342:003	072 002	343 E	203 3	3A O2 E3		STA	FUNCTION
343:006	303 000	342 E	206 (C3 00 E2		JMP	LOOP
343:011	XXX	E	E209 X	XX	TEST	DATA	

Power-Up and System Check Out

The above program is to be run with various values for DATA deposited in location TEST. With each value of DATA, pins 16, 26, 28, 30, 32, 34 and 36 of J1 are to be probed. For each different value of DATA, exactly one of these pins should be at a logic zero and all the rest at a logic one. The table below details what the different values for DATA should be and what pin of J1 should be and what pin of J1 should be at logic zero for the given value of DATA.

Value Deposited	at location TEST	J1 Pin Which Should be at Logic Zero
Octal	Hex	
001	01	28
002	02	32
004	04	34
020	10	36
040	20	30
100	40	16
200	80	26

Each time the value of TEST is changed, the short program at the beginning of this section should be run. While it is running, the various pins of J1 detailed above should be probed. After the pins have been checked, the program should be stopped and the next value in the table should be deposited at TEST, etc. This completes the test of the disk function register.

Disk Write Logic

If a logic probe or oscilliscope is available, attach it to pin 38 of J1. Momentarily ground pin 1 of IC 13B. There should be a stream of negative pulses 250 ns wide, four microseconds apart. In any event, pin 1 of IC 3C should be at a logic 1 as well as pin 40 of J1. Enter the following program in the Disk Jockey RAM:

Octal		I	lex			
342:000041342:003066342:005303	000 343 377 003 342	E200 E203 E205	21 00 E3 36 FF C3 03 E2	LOOP	LXI MVI JMP	H,DATA M,377Q (FFH) LOOP+3

Start the program. While the program is running, verify that pin 40 of J1 is now at a logic \emptyset . If a logic probe or oscilliscope is available, verify that pin 38 of J1 has a stream of negative pulses 250 ns wide, two microseconds apart. Also verify that pin 1 of IC 3C has a stream of negative pulses 250 ns wide, four microseconds apart. Stop the program. This completes the test of the disk write logic.

Disk Status Register

Generate a \overline{POC} signal. Read the following list of values from location 343:002Q (E302H). Associated with each value is a pin # of J1. In each case, ground only this pin while examining 343:002Q.

Value	at 343:002Q	Pin Number of J1 to
Octal	Hex	be Grounded
001	01	44
010	08	42
020	10	20
040	20	10
100	40	24
200	80	22

Serial Input Port

Generate a POC signal. With a jumper connect J2 pin 1 to 11A pin 4. Examine location 343:002Q with this jumper in place and verify that 343:002 now contains the value 2. Disconnect the jumper. Examine location 343:003. Verify that the value of 343:002 is zero. This completes the test of the serial input port.

Serial Output Port

Generate a \overline{POC} signal. Verify that pin 2 of J2 is at or near -12 volts. Enter the following program in the Disk Jockey RAM:

0	ctal			Нех			
342:000	072 03	11 342	E200	3A 09 E2	LOOP	LDA	TEST
342:003	062 00	03 343	E203	32 03 E3		SIA	SERIAL
342:006	<u>,</u> 303_00	00 342	E206	C3 OO E2		JMP	LOOP
342:011	XXX		E209	XX	TEST	DATA	

DATA is to have two values: 40Q (20H) and zero. Run the program with DATA = \emptyset and verify that pin 2 of J2 is at or near +12 volts. When DATA = 40Q, pin 2 of Jw should be at or near -12 volts.

This completes the preliminary check out of the Disk Jockey controller. Further check out will require that a drive be connected to the board.

CABLE ORIENTATION

The cable should be so that the ribbon cable leaves the connector toward the back of the computer and away from the component side of the Disk Jockey circuit board. Care should be exercised in fabricating a disk cable. The connectors at the cable ends must be oriented so that pin 2 of J1 matches pin 2 of the drive connector. A cable for Shugart drives is available from Thinker Toys.

DISK DRIVE CHECK OUT

The following tests can be conducted after the appropriate disk drive is connected to the Disk Jockey (via the 50 conductor cable) and proper power is furnished to the drive.

Track Zero Seek

Set up the disk drive so that it is drive #1. Make sure that the head is away from the track zero sensor. Enter the following program into the memory of the host computer.

Octal	Hex		
000:076 210	00 3E 88	MVI	A,210Q
002:072 163 342	02 3A 73 E2	STA	DRIVE
005:072 002 343	05 3A 02 E3	STA	FUNCTN
010:061 150 342	08 31 58 E2	LXI	SP,STACK
013:315 011 340	0B CD 09 E0	CALL	TKZERO
016:303 016 000	0E C3 0E 00	JMP	STALL

Insert a write protected diskette into the drive and close the door securely. Start the program. The head should load and move outward until it reaches track $\emptyset\emptyset$. After sixteen revolutions, the head should unload. Do not turn off power to the computer and drive between this test and the next. Do not change the stack pointer.

Seek and Disk Read

In the next test, be sure that a write protected disk which is cleanly initialized is inserted in the drive. Enter the following program:

Octa	1				
100 102 105 107 112 115 120 123	016 002 315 014 340 016 001 315 017 340 041 000 001 042 164 342 315 025 340 303 123 000	START STOP	MVI CALL MVI CALL LXI SHLD CALL JMP	C,2 TSEEK C,1 SECTOR H,1:000 DMA DISKR STOP	SEEK TRACK 2 SET SECTOR 1 SET DMA TO PAGE 1 READ DATA
Hex 40 42 45 47 4A 4D 50 53	OE O2 CD OC E0 OE O1 CD OF E0 21 OO O1 22 74 E2 CD 15 E0 C3 53 00	START	MVI CALL MVI CALL LXI SHLD CALL JMP	C,2 TSEEK C,1 SECTOR H,100 DMA DISKR STOP	

Start the program. The head should load and move to track 2 and unload after sixteen revolutions. Verify that the value 345 is contained in all memory locations between 1:000Q and 1:177Q.

This completes the check out of the Disk Jockey controller.

•

Power Supply

The board has a worst case requirement for

800 ma of +8V (between 7.5V and 11V) 100 ma of -16V (between -12.5V and -20V) 30 ma of +16V (between +12.5V and +20V)

Plus 5 volt power (Vcc) is derived from the +8V supply in the computer backplane by means of the 5 volt 7805/LM340.5 regulator with C2 and the small disk capacitors labeled on the circuit board legend providing power supply bypass capacitance.

The +12V supply is derived from the backplane +16V supply by zener CR3 and R28, filtered by C6.

The -12V supply is derived similarly from the backplane -16V supply by means of CR2, R27, and C5.

Floppy Disk Section System Clock

The basic timing for the DJ is derived from a crystal stabilized 74LS124 oscillating at 4 MHz. This clock signal is divided by two to produce 2 MHz SYS CLK frequency appropriate for a standard floppy at pin 9A-5. This signal is divided by two again to produce the 1 MHz SYS CLK appropriate for a mini-floppy at pin 9A-9. The appropriate frequency is selected by switch SW2 to drive the SYS CLK line. An inverted version of the system clock is generated at pin 10B-10.

Device Address Decoding

The Disk Jockey contains 256 bytes of RAM, 512 bytes of ROM, and I/O registers. The memory address where each of these modules appears is controlled by the MMI6301 256x4 PROM in slot 8C. This PROM monitors the highorder address lines A8-A15. Connections to the chip select pins of SINTA, SINP, and SOUT make sure that the PROM is only active when the address present on the S-100 bus is a valid memory address during either a bus memory read or write cycle.

Take, as an example, the RAM ENBL output of the PROM. Normally high, this output should go low when the address on A8-A15 corresponds to the high order address byte that should select the RAM. The PROM internally has 256 cells, each one selected by a different combination of the high order address bits. All of these cells have 1 stored in them except for the one corresponding to the address where the RAM should be located which has a 0 stored in it. Thus, when the CPU refers to any location within the 256 byte page of memory where the RAM should be located, the cell with the zero in it is selected by A8-A15 and the RAM ENBL output goes low, selecting the RAM (see System RAM below). The firmware ROM, being 512x8, has two consecutively addressed bits of zero in the address decoding ROM pattern. Thus, the signal ROM ENBL is generated for either 256 byte page of ROM. Address line A8 also goes to these ROMs to allow them to decide which 256 byte page within them is being called for (see System ROM below).

Likewise, the signal $\overline{I/0 \text{ ENBL}}$ is generated when the CPU refers to memory addresses within the 256 byte page assigned to the I/0 device registers.

The fourth output, 8C-9, is programmed to go low if any of the other outputs of the address decoding ROM is low, that is, if the CPU is referring to any address within the DJ.

Internal Data Bus

Data flow in the floppy disk controller is organized around an eightbit wide internal data bus DATAØ - DATA7.

When the CPU is writing to the RAM or an I/O register, the S-100 bus signal MWRITE is high or WR is low. The WRITE line (5B-11) therefore goes low. Data flows from the S-100 bus data out lines (DOØ - DO7) through the 81LS97 in slot 9C to the internal data bus. Depending on what DJ register is being loaded, other control logic causes the data to be loaded from the internal data bus to the appropriate destination.

When the CPU is reading from the ROM, RAM, or I/O registers, other logic, detailed below, causes the selected data byte to be gated onto the internal data bus. When the line PDBIN goes high, indicating that the CPU is reading and the PROM in slot 8C detects that the CPU is addressing a region of memory assigned to the DJ and therefore grounds pin 8C-9, the signal INPUT ENBL goes low. Since pin 10C-1 is now low and pin 10C-19 high, the 74LS241 in slot 10C gates the data byte from the internal data bus to the S-100 bus data lines (DIØ - D17).

Processor Wait States

Whenever a reference is made to the I/O registers of the Disk Jockey, the line PREADY is grounded to add two wait states to the CPU's cycle. The disk data transfer operations can require up to two processor cycles before they can obtain synchronization and ground PREADY to indicate that they require wait states. Two wait cycles are therefore added to every address reference within the Disk Jockey I/O registers to make sure the CPU does not leave the wait state before the disk data transfer control logic can ground PREADY.

The two flip-flops in 1B-9 and 1B-5 act as a shift register to supply the two machine cycle delay required. These flip-flops are always cleared by PSYNC, connected in an inverted version to 1B-13 and 1B-1. 1B-5 will then stay low until the second negative edge of PHI-2 after PSYNC goes low. At this time, the high level connected to 1B-12 will appear at 1B-5 having been shifted through the two flip-flops. During this interval when 1B-5 is low, 3B-11 will be held low, so 3B-8 will be held high. This will happen whether or not the CPU is referencing the Disk Jockey. However, only if the CPU is referencing Disk Jockey I/O registers will the signal I/O ENBL be low, enabling the 74367 in slot 3A to drive PREADY low. If necessary, the other inputs to gate 3B (9 and 10) are driven low by the disk data transfer control logic before 3B-11 goes high to add additional wait states (see below).

Due to the high speed of the disk, the use of processor wait states is essential for synchronization. If a flag bit were provided which the processor could test to determine if the floppy disk was ready for data transfer and branch accordingly, the execution of this loop would take up too much time to allow transfer of data from memory to disk. The use of processor wait states, suggested by Eugene Fisher of Lawrence Livermore Laboratory, synchronizes the processor instruction execution to the disk data transfer and ensures sufficient time for each byte of data to be transferred from device registers to memory before the next byte must be transferred.

System RAM

The Disk Jockey contains two 2112 256 word x 4 bit RAMs located in slots 6B and 7B. When the CPU during a read or write operation puts the address assigned to this RAM onto the high order S-100 bus address lines (A8-A15), RAM ENBL (8C-11) goes low. This signal activates the chip select pin (13) of both RAMs. Whether the RAM does a read or a write operation is controlled by the WRITE line which connects to the R/W pin (14) of both RAMs. During a write, data from the CPU flows from the internal data bus into the bidirectional I/O pins of the RAMs. During a read, data from the RAMs flows out onto the internal data bus and from there onto the S-100 bus.

System ROM

The Disk Jockey is provided with two MMI6306 512 word x 4 bit ROMs in slots 6C and 7C. These ROMs contain 512 bytes of disk utility software. When the address of the area of memory assigned to the ROM appears on the S-100 bus address lines (A8-A15), the signal ROM ENBL (8C-12) goes low. This enables the two ROMs by grounding their CS pin (13). The nine low order S-100 bus address bits (AØ - A8) specify to the ROMs which word is to be read. The ROM drives the byte of software stored at this location onto the internal data bus.

I/O Registers

When the address decoding PROM in slot 8C detects an S-100 bus memory reference to an address within the 256 byte page assigned to the I/O registers, it grounds 8C-10 ($\overline{I/O}$ ENBL). By grounding 4C-2 and 4C-14, this activates the 74LS155 decoder in slot 4C whose function is to decide which

of the eight I/O registers is being referred to. The four readable registers and the four writeable registers are each assigned a section of the decoder. The two low order S-100 bus address bits select one of the four registers in each group. If the CPU is engaged in a write operation, the line WRITE will be low and the selected output of the "write section" decoder will go low (4C-9, 10, 11 or 12). If the CPU is engaged in a read operation, the line INPUT ENBL will be high, and the selected output of the read section of the decoder will go low (4C-4, 5, 6, or 7). Note that the definitions of WRITE and INPUT ENBL are such that either a write register or a read register will be selected, never both.

The uses of the READ DATA, WRITE DATA, READ MARK, and WRITE MARK signals are discussed below under the disk data flow section.

The READ STATUS signal, when low, enables the 81LS97 octal buffer in slot 4A, allowing the status byte (six bits of status from the floppy disk drive cable, the TTL level serial input, and the status of the head flip-flop) to flow onto the internal data bus.

The LOAD HEAD signal, when low, resets the 74LS161 hex counter in slot <u>4B</u> and sets the 74LS74 flip-flop in slot 10A. This flip-flop drives the LOAD HEAD signal to the disk drives and enables the 74368 driver in slot 6A. The 74368 driver at 6A drives the disk select lines over the flat cable to the disk drive(s).

The WRITE FNCTN signal, when low, clocks the contents of the internal data bus into the 74LS273 octal register in slot 5A. Seven of the data bits set control lines to the floppy disk and are driven onto the flat cable from the 74LS273 outputs by the 74368 drivers in slots 3A and 6A. Bit 3 of the octal latch controls whether the read/write head will automatically unload after sixteen revolutions of the disk. The latch output at 5A-9 is connected to 4B-7, the enable input of a 74LS161 counter. This counter is reset to zero when the heads are loaded. The flip-flop in slot 10A is also set to 1 enabling the 74368 to drive the current setting of the drive select lines and the load head signal onto the flat cable. If bit 3 specifies that automatic head unloading is not to take place, the counter is not enabled, and no counting takes place. If the bit enables the counter, then every time the index point of the disk is passed (assuming the correct setting of SW1), the pulse on 4B-2 will cause the counter to count up by 1. When the counter finally counts to 15, the carry output at 4B-15 will go high. This will clock the 74LS74 at 10A-11, which will load a \emptyset from the data input 10A-12. The head load flip-flop will therefore be reset, disabling the driver in slot 6A, deselecting all drives and causing the LOAD HEAD signal to become inactive. Note that there is no explicit command to unload the heads; it can only be done by this timeout mechanism.

The WRITE SERIAL signal clocks the 74LS74 serial out flip-flop at 10A-3 whose data input is bit 5 of the internal data bus. The flip-flop output 10A-5 drives the translator from TTL to RS232 levels for the serial output; 10A-6 controls the 20 ma TTY driver. These level translation circuits are discussed in more detail below.

Serial Communications Level Translators

Serial Input:

A terminal device is connected to either the RS-232 or the TTY input pin.

If the RS-232 input pin is at a "SPACE" level (greater than 3 and less than 12 volts), transistor Q2 is cut off, so transistor Q1 is cut off, and the SERIAL INPUT line is pulled up to Vcc through R19 and the string of R5, R6, and R20. When the Read Status Register is read, the SERIAL INPUT line is gated onto bit 1 of the internal data bus through the 81LS97 in slot 4A, and a \emptyset appears in bit 1 of the word read. If the RS-232 input pin is at the "MARK" level (less than -3 but greater than -12 volts), current flows through transistor Q2, causing Q1 to pull the SERIAL INPUT line to ground. A 1 will therefore appear in bit 1 of the register when it is read.

If current is allowed to flow between the TTY+ input, through the terminal device, and back into the TTY- input (<u>-12 volt ret</u>urn), representing the "MARK" condition, the voltage level at the SERIAL INPUT line is pulled down to approximately ground through <u>R5 and R6</u>. If no current is flowing ("SPACE"), the voltage level of the SERIAL INPUT line is pulled up to Vcc through R20, R5, and R6 (as well as R19).

Serial Output:

When the program writes a byte to the Write Serial Register, the signal WRITE SERIAL at pin 10A-3 clocks the value of bit 5 of the internal data bus into flip-flop 10A-5. The Q output 10A-5 is compared to a reference value of 1.6 volts developed by R15 and R14 at the 741 op amp. The output of the op amp will be saturated at approximately -12 volts for a "MARK" and approximately +12 volts for a "SPACE". This output drives the RS-232 level output through resistor R4. Capacitor C1 is required to lengthen the rise and fall time of the RS-232 output, as required by specifications.

Meanwhile, the \overline{Q} output 10A-6 is driving transistor Q3 which acts as a current source for the TTY 20 ma output. If 10A-5 is set corresponding to the "MARK" condition, 10A-6 is low, current flows from Vcc, out the base of Q3, through R16, and into 10A-6. Q3 is turned on and approximately 20 ma of current will flow from Vcc, out the TTY+ output, in the TTY- output, and through R21 to ground. If the flip-flop is reset, corresponding to the "SPACE" condition, 10A-6 is sufficiently close to Vcc that the voltage at the base of Q3 will not turn on Q3. No current will flow out the TTY+ output in this condition.

When the power on clear signal POC goes low, the flip-flop 10A-5 is set, putting both interface lines into the "MARK" state. This is the appropriate quiescent state for these lines.

Disk Data Flow

Before discussing the Write Data, Write Mark, Read Data, and Read Mark operations, it is necessary to consider the way that data is organized on the disk.

Each data bit is recorded on a small region of magnetic material that moves under the read/write head. This region is known as a bit cell. Since the disk is rotating under the read/write head at a fixed velocity, the bit cell also corresponds to a region of time.

Bit cells can contain one or two pulses, depending on whether the data recorded is a zero or a one. Bit cells start with a pulse known as the clock pulse. A fixed amount of time later will be a data pulse if the bit cell has a one recorded in it, or no data pulse if a zero is recorded.

A byte of data is recorded on the disk at eight consecutive bit cells. The most significant bit of the byte is the first bit recorded.

For more effective use of the disk surface, information stored on a track of the disk is traditionally divided into fixed size blocks of data called sectors. Sectors consist of a header field identifying track and sector number, a data area, and a checksum. A number of sectors follow each other in series around the circumference of the track. Gaps between the sectors and between the header field and the data area within each sector allow time for the write head to turn on or off so that one of these fields can be written without erasing the following field or sector.

There are two techniques in use to identify where on the track sectors begin. These techniques are referred to as hard sectoring and soft sectoring. Each of them will be discussed below.

Every diskette has a hole punched in it hear the hub. This hole, sensed by a phototransistor, identifies the beginning of the track. In the hard sectoring format, a similar hole is punched for each sector, indicating that the sector is about to begin.

Given the small physical size of information on the disk, it is impossible to accurately align a mechanical hole with the data recorded on the disk. The hole therefore only indicates that the track or sector is about to begin. An address mark is recorded just before the data on the disk. After the hole is sensed, it is necessary to wait until this recorded mark is detected, indicating the precise start of a sector. The soft sectored format relies solely on these recorded marks, making sector holes unnecessary.

There are actually four such marks. The Index Mark is used to indicate the beginning of each track. The Sector Mark is used to indicate the beginning of the header field of each sector. The Data Mark is used to indicate the start of the data area of each sector. The Deleted Data Mark can be used in place of the Data Mark to indicate an alternate type of data; in practice it is rarely used. The meaning of this last mark is up to the user. What makes a mark immediately recognizable is that it is missing certain clock pulses. If we encode the clock bits from each bit cell into a byte of hexadecimal in the same manner as the data bits with a present clock pulse being considered a 1 and an absent clock pulse a \emptyset , we get the following pattern for the four marks:

	Data Bits	Clock Bits
Index Mark	FC	D7
Sector Mark	FE	C7
Data Mark	FB	C7
Deleted Data Mark	F8	C7 [°]

The Index Mark and Sector Marks are normally written onto a track only when the disk is initialized. The Deleted Data Mark is not used in standard format disks. The Data Mark is written each time the data area of a sector is updated.

The marks also serve another function: synchronization. Each separately writeable field on the disk must have a gap before and after it in which no meaningful information is recorded to allow time for the write head to turn on before writing and turn off after writing. These gaps are invariably filled with random magnetizations that would make any system lose track of where the byte divisions in the serially recorded bit stream are (to say nothing of which pulses are clock pulses and which pulses are data pulses). By a technique discussed below, the marks, which precede every field written on the disk, can be used to decide unambiguously where the clock pulse of the first bit cell of the first byte of the field begins.

The four disk data transfer operations have certain hardware in common. The basic timing for each bit cell is generated by four D flip-flops in slots 12B and 13B. They are clocked by SYS CLK connected to pins 11 and 3. Arranged as a shift register, the flip-flops cycle through a sequence of eight states before repeating themselves as illustrated in Figure 1. The first state represents the time period in which a clock pulse, if any, will occur. There are then three states which correspond to the interval of three clock periods before the data pulse. Then there is the state corresponding to the data pulse, followed by three more states representing the time from the data pulse to the end of the bit cell.

The counter in slot 13C is used to count the eight bit cells that comprise one byte. It is clocked by C CLK attached to pin 2, so that it changes state at the start of each bit cell. Although it is a divide by sixteen counter, it is used as a divide by eight counter (no connection is made to Q-D). In certain circumstances, it is necessary to set this counter to a certain state for synchronization purposes. This is accomplished by the signal LD, connected to pin 9, which loads the value 1100 binary into the counter on the next clock pulse when it is low. This value comes from the data in pins 6, 5, 4 and 3 which are strapped high or low as appropriate. Pin 6 could actually have been connected to Vcc or ground since Q_D is not used.

Figure 2 shows the states of this counter, starting with a load operation.

See Timing Diagram under Schematics

Two additional signals are derived from this counter: \overline{EOC} (End of Character) is generated by gate 13A-6 during the C CLK period of the bit cell where the low order three bits of the counter have the binary value 110; \overline{EOW} (End of Word) is generated by 13A-8 during the A CLK period of the following bit cell.

Let us now consider the actual data transfer operation.

WRITE DATA: When the WRITE DATA line goes low at pin 3C-9, 3C-8 goes high, clocking a \emptyset into flip-flop 2B-5. 3B-8 goes high, driving PREADY low. This halts the CPU until proper synchronization is obtained and the byte of data can be accepted from the S-100 data bus into the Disk Jockey. I/O ENBL connected to 3A-15 provides insurance that the board can only halt the CPU when one of its registers is actually selected. Since the bit cell and byte counters will be at an unpredictable point when the Write Data command is issued, it is necessary to wait until they come to the point indicating the start of a byte. This is done by flipflop 1C-5. When the byte counter reaches the EOC state and \overline{A} CLK goes high, the 1 present on 2B-6 since the write command was issued (WRITE SYNC) is loaded onto 1C-5, and WRITE GATE goes high. In the next bit cell, \overline{EOW} goes low, setting 2B-5, so WRITE SYNC goes low. Thus, on the positive edge of \overline{A} CLK in the next bit cell where EOC is high, WRITE GATE will go low. WRITE GATE will therefore be high for eight consecutive bit cells between two EOCs when a Write Data is being performed.

When WRITE GATE goes high, it drives 10B-1 low. As a result, 11B-9 and 11B-3 stay high. This ensures that the bit cell counter cycles through its normal sequence of states without being set or reset.

Shift register 11C converts the data to be written from its parallel format on the internal data bus to the serial format that must be sent to the disk. It is clocked by the A CLK towards the end of each bit cell to set up the data for the next bit cell. During the first EOC after WRITE SYNC goes high, it is necessary to load the parallel byte of data written by the CPU into the shift register. Pin 5C-8 goes high during this time, driving 11C-9 high. This indicates the load function to the 74LS299 in slot 11-C. Accordingly, when the A CLK goes high, the byte of data from the internal data bus is loaded into the shift register from its bidirectional data pins. These pins are inputs since READ ATTN is low, so 11C-2 is high.

On the next bit cell, the \overline{EOW} signal becomes active. This resets WRITE SYNC. As a result, 2B-5 goes high, 3B-8 goes low, and PREADY goes high. The CPU is now free to leave the wait state; appropriate since the byte of data to be written to disk has been successfully loaded into shift register 11C.

Output Q-H of 11-C now has the first bit to be written to the disk. Since WRITE SYNC is no longer high, 11C-9 is low, conditioning the 74LS299 for a right shift operation. In subsequent bit cells, EOC will not be high, so 11C-9 will stay low, even if WRITE SYNC comes high again as a result of a subsequent write operation before the termination of the current one. Since 11C is now a shift register, when A CLK goes high at the end of each bit cell of the byte, the shift register shifts one position, presenting the next bit to be written serially to the disk at output Q-H. Gate 12C-8 combines the data bit with clocks to produce the WRITE DATA signal. This signal goes low during the appropriate time of a bit cell if a 1 is to be written to disk; it stays high if a zero is to be written.

Meanwhile, WRITE CLOCK pulses are being generated for each bit cell by 12C-6 at the appropriate time in each bit cell. 12C-2 is always a one since this is not a Write Mark operation and shift register 9B is therefore conditioned to shift in all ones from its serial input 9B-10. A clock pulse is therefore generated for every bit cell. WRITE DATA and WRITE CLOCK are or'ed together by 3C-3 and driven onto the WRITE DISK DATA line to the write head of the disk by the 74368 in slot 3A. The WRITE GATE signal is also driven onto this cable to indicate to the floppy disk drive the time period during which the WRITE DISK DATA is meaningful.

When the last data bit has been shifted out of 11C, the byte has been successfully written to disk. If the CPU has issued another Write Data command while the first byte was being shifted out, this new byte will be loaded into 11C during the EOC period and the process will repeat itself. WRITE GATE will stay high since WRITE SYNC will have been set again. If no further data bytes were written, WRITE SYNC will be low, and WRITE GATE will go low during EOC on the positive edge of A CLK (the end of the last bit cell of the character).

A Write Mark operation is identical to a Write Data operation except that the byte of data is written with certain clock pulses missing. Shift register 9B is responsible for generating the correct pattern of missing clock pulses <u>during the</u> eight bit cells. This register is clocked by A CLK. When WRITE MARK is low, during the EOC period when data is being loaded into the data shift register, 8B-3 goes low and the pattern present at the data inputs to 9B is loaded into it. This pattern is then shifted out during the next eight bit cells analagously to the data bits, with a one providing a clock pulse for the bit cell and a zero providing a missing clock pulse.

The pattern of missing clocks can be a hexadecimal C7 or D7, depending on which mark is to be written. Gates 10B-13 and 5B-6 decode from the data pattern of the mark which clock pattern is appropriate and provide the appropriate level to 9B-3 for parallel loading into the shift register.

READ MARK: The Read Mark operation performs two functions: (1) to synchronize the data separator logic (flip-flops 12B and 13B) and the byte counter (13C); and, (2) to read the data pattern of the mark so that software can determine which of the four types of mark it is (see above).

When the READ MARK signal goes low, 5C-6 goes high, clocking a one into 2C-5 (LD and AØ are both high at this time, so 2C-1 is high). The output of OR gate 8B-6 is therefore high, putting the set input 2B-10 into its inactive state.

Meanwhile READ MARK going low causes 3C-6 (READ ATTN) to go high, clocking a \emptyset into 2B-9. This causes 3B-9 to go low, 3B-8 to go high, so PREADY goes low, putting the CPU into a wait state until the mark is detected.

DISK DATA -- the serial stream of clock and data pulses from the disk enters gate 10B-3 from the disk drive cable. Since this is a read operation, WRITE GATE will be low and DISK DATA will appear at 10B-1. A pulse on this line will be routed to DATA or to reset (RESET) flip-flops 12-B and 13-B depending on whether A CLK is high or low respectively. A CLK therefore defines the time window in which a pulse from DISK DATA is interpreted as a clock or a data pulse. If A CLK is high, the pulse is a data pulse; if it is low, it is a clock pulse. Nominally, data pulses should occur when the flip-flops are all set and clock pulses should occur when the flip-flops are all reset. The pulse from the disk by setting the flipflops to all zeros will force the flip-flops to this exact synchronization if the pulse occurs any time within the A CLK window.

Register 7A wired to act like a shift register has the function of counting missing clock pulses. It is clocked on the positive edge of A' CLK just after the clock pulse nominally occurs. Since the head is loaded, HEAD is high and ONE comes high. The register is reset by RESET which goes low whenever a clock pulse is detected from the disk. In normal operation, ONE will go high between clock pulses, but be reset by each clock pulse. If a clock pulse is missing, however, the register will not be reset and TWO will come high just after the first missing clock pulse should have occurred. If three missing clock pulses occur in a row, FOUR will come high. As will be discussed in a moment, this condition occurs when an address mark with three missing clock pulses is Four missing clock pulses cause OUT OF PHASE to go high. There read. are only two possible explanations of four missing clock pulses: garbage is being read off the disk or the system has its timing backwards and is interpreting data pulses as clock pulses and vice versa. If the missing "clock pulses" is actually supposed to be a data pulse, the correct response is to reset the system timing and interpret the next pulse as a clock pulse.

As can be seen on the prints, OUT OF PHASE going high forces <u>10B-4</u> low and 11B-14 high, routing the next pulse from DISK DATA to the RESET line, i.e., interpreting it as a clock pulse. While this may not help much if garbage is being read off the disk, this technique guarantees that the system will be correctly distinguishing clock and data pulses within several bit cells after the start of a field of data zeros on the disk (since the missing data pulses of the zeros will continually trigger the missing clock detection logic if the system is out of sync). The recording standards for floppy disks require that six bytes of zeros be written before any address mark for this reason. This function is automatically carried out by Disk Jockey firmware when standard subroutines are used to write data sectors. As a result, one can guarantee that clock and data pulses are being correctly interpreted by the start of the address mark. Now it only remains to figure out which bit cell starts a byte of recorded data.

The System Timing Diagram shows the response of the circuitry to the last bit cell of the zero field followed by an address mark. The first two bit cells of the address mark are ones with normal clock pulses. The next three bit cells have missing clock pulses, denoted by dotted lines. As a result, the line FOUR will be high after the third missing clock pulse. On the next positive edge of C CLK, LD will be low, since READ MARK, FOUR and EOW will be high (EOW must be high since A' CLK is low at the positive edge of C CLK). Byte counter 13C will therefore load the value 1100 from its data inputs (13C-6, 5, 4, and 3), establishing synchronization of bit cells, reaching the value 111 at the start of the next byte. As can be seen, EOC will be low during the last bit cell of the byte, and EOW will be low during the first bit cell of the next byte, which is the correct synchronization for these signals.

The \overline{LD} signal also goes to 5B-1. Since AØ is high (the address of the Read Mark Register being odd), 2C-1 goes low, 2C-5 goes low, and 8B-4 goes low. This indicates that synchronization of the byte counter has been obtained. As a result, the next time \overline{EOW} goes low, slightly into the first bit cell of the following byte, 8B-6 goes low, 2B-10 goes low, and 2B-9 goes high. The CPU is therefore allowed to leave the wait state, terminating the READ MARK operation.

Parallel to this activity, the data bits of the mark have been collected. Flip-flop 2C-9 is reset by <u>B</u> CLK during the clock period of each bit cell. It will then be set by DATA if there is a pulse during the data pulse period of the bit cell (corresponding to a recorded 1 bit) or 2C-9 will stay at \emptyset if there is no DATA pulse corresponding to a recorded \emptyset .

The READ DATA signal generated by this flip-flop goes to the serial input of shift register 11C. 11C is conditioned to act as a shift register since WRITE SYNC is low at 3B-5 so 11C-19 must be <u>low</u>. The data bit is shifted into the register on the positive edge of \overline{A} CLK, shortly after it is detected.

READ ATTN being high at 11B-13 puts 11C-2 low, enabling the byte stored in the shift register onto the internal data bus. Thus, when the CPU is released from the wait state at the end of a read operation, the last eight data bits collected will be available on the S-100 bus data in lines. The CPU will read this byte before the next positive edge of A CLK reads the next bit into the register.

READ DATA: Read Data is simpler than Read Mark since all counters are already running in sync. The normal state of shift register 11C is to collect the read data coming in from the disk. When the READ DATA line goes low at 3C-5, READ ATTN goes high, enabling the contents of 11C onto the internal data bus and loading flip-flop 2B-9 with a \emptyset , putting the CPU into the wait state. When the byte currently being read has been completely loaded into shift register 11C, EOW goes low. Since the Read Data Register is at an even address, $A\emptyset$ is low, so 2C-1 is low, 2C-5 is low, and 8B-4 is low. 8B-6 therefore goes low, setting 2B-9 to 1 and the CPU leaves the wait state and reads in the collected byte.

Note that while both READ MARK and READ DATA release the CPU from the wait state slightly into the byte after the one being read, this still leaves adequate time for the CPU to read the current byte and issue a new READ DATA instruction before the new data byte has been assembled from the disk (\overline{EOW} going low). Since read data is continuously collected in shift register 11C, it is therefore no problem to read a series of bytes from the disk.

Oisk	Jockey	Firmware	

	ТН	E DISK JO	CKEY SI	HUGART FIRMWA	RE							
	340:000 343:000	ORIGIN E	QU 340	D:000Q RIGIN+300H	-	340:065 070 073	315 3 302 0 311	305 340 055 340		CALL JN2 RET	OREAD BLOOP	REAO IN BOOTSTRAP RELOAD ON ERROR BRANCH TO BOOTSTRAP
	343:001 343:002 343:003	REAOMARK STATUS E LOADHEAD	EQU RE QU RE QU RE	EADDATA+1 AOOATA+2 EADDATA+3		074 075	166 166			HLT HLT		TEST INSTRUCTION TEST INSTRUCTION
	343:000 343:001	WRITE OAT WRITEMAR	A EQU I K EQU I	REAQOATA READMARK		076	000:0	002		DS	2	
	343:002 343:003 342:166 342:171 342:164	DISKFNCT SERIAL E BUFFER E SECREG E OMAADOR	EQU S QU LOAG QU OR QU BUI EQU BUI	TATUS DHEAO IGIN+2:166Q FFER+3 FFER-2		100 102 105 110 111	006 052 021 032 037	200 160 342 002 343	INPUT WAIT	MVI LHLD LXI LOAX RAR	B,200Q SCON O,STATUS O	INITIALI2E BIT COUNT GET SPEED CONSTANT INITIALI2E STATUS REG AOOR GET STATUS ANO TEST
	342:175 342:375 342:163 342:160	OATAMARK LASTDATA DRIVE E SCON E	EQU BU EQU DA QU BUI	JFFER+7 ATAMARK+200Q FFER-3 FFER-6		112 113 116 121 122	037 332 315 032 037	110 340 205 340		RAR JC CALL LOAX RAR	WA1T XLOOP O	FOR A START BIT WAIT ½ A BIT TIME GET STATUS ANO_TEST
	000:010 000:024 000:020 000:020 000:010 000:143 000:043	TZERO E MOVIN E MVOUT E STEP E TCONST E MSEC E SETTLE E	QU 100 QU 240 QU 200 QU 200 QU 200 QU 100 QU 143 QU 35	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2		123 124 127 132 133 134 135 136	037 332 315 032 037 037 170 037	100 340 201 340	DATAL	RAR JC CALL LDAX RAR RAR MOV RAR	INPUT SOELAY O A,B	THAT THE START BIT IS STILL THERE WAIT ONE BIT TIME GET THE SERIAL OATA IN B ROTATE
340:000 003 006 011 014 017 022 025	303 033 340 303 100 340 303 155 340 303 252 341 303 204 341 303 077 341 303 305 340	DBOOT TERMIN TRMOUT TKZERO TRKSET SECTOR DMA REAO	JMP JMP JMP JMP JMP JMP JMP	BOOT INPUT OUTPUT HOME SEEK SETSEC SETOMA DREAD DRDTF		137 140 143 146 151 152 154	107 322 315 315 170 346 311	127 340 201 340 201 340 177	-	MOV JNC CALL CALL MOV ANI RET	B,A DATAL SDELAY SDELAY A,B 177Q	SAVE TEST FOR BYTE COLLECTED WAIT ONE BIT TIME WAIT SECOND BIT TIME CHARACTER TO ACC TRIM PARITY RETURN
030 033 036 041 043 046 047 050 051 052 055 060	303 214 340 061 166 342 041 041 000 076 210 000 305 365 345 305 062 002 343 315 252 341 016 001 1	BOOT BLOOP	LXI LXI MVI LXI PUSH PUSH PUSH STA CALL MVI	SP , BUFFER H , 41Q A , 210Q B , 2200Q B PSW H B STATUS HOME C , 1	INITIALIZE STACK POINTER SERIAL CONSTANT DRIVE A SELECT CONSTANT BOOTSTRAP LOAD ADDRESS INITIALIZE THE SYSTEM FOR BOOTSTRAP LOAD MOVE HEAO TO TRACK 2ERO INITIALIZE	155 160 161 163 164 165 166 167 170 173 174 175 200	021 (207 016 (067 037 107 237 022 315 (170 015 302 311	003 343 013 201 340 163 340	OLOOP	LXI ADD MVI STC RAR MOV SBB STAX CALL MOV DCR JNZ RET	U,SERIAL A C,11 B,A A O SOELAY A,B C OLOOP	INITIALIZE SERIAL O/P REG APPEND START BIT TOTAL BIT COUNT SET REST BITS ROTATE SAVE SEND PRESENT BIT TO OUTPUT OELAY ONE BIT TIME GET NEXT BIT DECREMENT BIT COUNT OUTPUT NEXT BIT
041 043 046 047 050 051 052 055 060 062	076 210 001 200 000 305 365 345 305 062 002 343 315 252 341 016 001 341	BLOOP	MVI LXI PUSH PUSH PUSH STA CALL MVI CALL	A,210Q B,200Q PSW H STATUS HOME C,1 SETSEC	DRIVE A SELECT CONSTANT BOOTSTRAP LOAD ADDRESS INITIALI2E THE SYSTEM FOR BOOTSTRAP LOAD MOVE HEAO TO TRACK 2ERO INITIALI2E SECTOR	163 164 165 166 167 173 174 175 200	037 107 237 022 315 170 015 302 311	201 340 163 340	ULUUF	RAR MOV SBB STAX CALL MOV DCR JNZ RET	B,A A SOELAY A,B C OLOOP	ROTATE SAVE SAVE SEND PRESENT BIT TO OUTPUT OELAY ONE BIT TIME GET NEXT BIT DECREMENT BIT COUN OUTPUT NEXT BIT

Disk Jockey Firmware

Disk Jockey Firmware

C,A A,D OEOH E B,A A,D

OFOH C C,A H D

Ă,D H

CRECH+3 A,E L

CRECH+3

LOHEAD

A,C 177Q C,A 179 A

H,BUFFER+1 A,M C Delay-2 Movein B,Mvout M

M MOVEIN+3 B,MOVIN M TDELAY 5LOOP

LDHEAD

B,MOVIN TDELAY D

TZERO HLOOP B,MVOUT TDELAY

MOV MOV ANI XRA MOV RRC ANI XRA MOV INX POP RC JNP CMP RC JMP

SEEK CALL RNZ MOV ANI MOV ADI 5BB RNZ LXI SLOOP MOV CMP JZ JC MVI DCR JMP MOVE IN MVI INR CALL JMP

HOME

HL00P

5 TEPO

CALL RNZ MVI CALL LOAX

ANI JNZ MVI CALL

341:045	016 001		MVI	C,1	SECTOR NUMBER ONE	341:152	117
047	171	5ETSEC	MOV	A,C	GET 5ECTOR NUMBER	153	172
050	346 037		ANI	37Q	TEST IF LESS	154	346 340
052	310		RZ		THAN ONE	156	253
053	117		MOV	C,A	SAVE TRIMMED VALUE	157	107
054	306 345		AOI	3450	TE5T FOR GREATER	160	172
056	237		588	A	THAN 26	161	017
057	300		RNZ			162	346 360
060	041 171 342		LXI	H,SECREG	SAVE SECTOR VALUE	164	251
063	161		MOV	M.C	& COMPUTE	165	117
064	315 116 341		CALL	5ÉTCRC	HEADER CHECK SUM	166	043
067	161		MOV	M.C	SAVE	167	321
070	043		INX	н́	CHECK SUM	170	172
071	160		MOV	м.В	AT END	171	274
072	043		INX	H	OF SECTOR	172	330
073	066 373		MVI	M.OFBH	HEADER & ALSO	173	302 127 341
075	257		XRA	A	WRITE DATA MARK	176	173
076	311		RET	••		177	275
0.0	•••					200	330
						201	303 127 341
077	041 000 342	5ETDMA	I X I	H.ORIGIN+2:0	3000	201	505 127 541
102	174		MOV	A.H			
103	270		CMP	R ·		204	315 355 341
104	310		R7	5	て、	207	300
105	074		INR	A		210	171
106	270		CMP	B	DZZZ	211	346 177
107	310		RZ	-		213	117
110	140		MOV	H.B	577 P X	214	306 263
111	151		MOV	L.C	7545	216	237
112	042 164 342		5HLD	DMAADDR	29 _ 252	217	300
115	311		RET		REC BY	220	041 167 342
						223	176
116	041 166 342	SETCRO	1 X 1	H. BUFFFR	7 -	224	271
121	021 172 342	0110110	LXI	D.5ECREG+1	- 5	225	312 337 341
124	001 377 377	CRECH	IXI	81	Q``	220	222 241 241
127	325	0.12.011	PUSH	0	۲ (۲ ⁴	233	006 020
130	176		MOV	A.M	<u>x</u>	235	065
131	251		XRA	C	P.	235	303 244 241
132	127		MOV	ñ.A	20	241	006 024 341
133	017		RRC	U ,,,,	`	243	064
134	017		RRC			243	315 322 241
135	017		RRC		(247	302 222 241
136	017		RRC		- \ -	247	303 223 341
137	346 017		ANI	OFH			
141	252		XRA	0	1 2 2 2	252	315 355 341
142	137		MOV	E.A		255	300
143	017		RRC	-		256	006 024
144	017		RRC			260	315 322 341
145	017		RRC			263	032
146	127		MOV	D.A		264	346 010
147	346 037		ANI	1 FH		266	302 256 341
151	250		X RA	B	· ,	271	006 020
				-	$\langle \boldsymbol{C} \rangle$	273	315 322 341

SELECT DRIVE, LOAD HEAD & TEST READY GET TRACK VALUE TRIM & 5AVE TEST FOR GREATER THAN 76
GET CURRENT TRACK COMPARE WITH NEW TRACK HEAD SETTLE DELAY NEW TRK GREATER THAN OLD TRK NEW TRK LESS THAN OLD TRK
5TEP DI5K HEAD
5TART DRIVE, LOAD HEAD & TEST FOR READY
STEP TOWARD TRACK ZERO

Disk Jockey Firmware

Disk Jockey Firmware

.

					1	340-314	0	05			DCR	В	CRAP IN
34D:201	052 16D 342	SDELAY	LHLD	SCON		316	ັ້	02 313	340		JNZ	RWAIT	THE GAP
204	051		DAD	н	SERIAL DELAT CONSTANT	313	័	72 001	343		LDA	READMARK	WAIT FOR A MARK
205	053	XLOOP	DCX	н	DECREMENT COUNT	320	Š	76 001	343		CMP	M	LODK FOR ANOTHER
206	174		MOV	A,H	TEST FOR	323	5	02 20E	240		.IN 7	DREAD	SECTOR IF NO MARK
207	265		ORA	L	COUNT	324	2	02 305	340		TND	1	ADVANCE POINTER
210	302 205 340		JNZ	XLOOP	EQUAL TD ZERO	327		54		DI 000		5	GET DISK DATA
212	311		RET			330	U	32		KLUUP	LOW		STOPE IN BUEFER
213	511					331	1	.67			MUV	M . A	ADVANCE DOINTED
						332	0	154			INK	L	ADVANCE FUINTEN
	A10 A00 A41	DUDITE	CALL	I DHEAD	LOAD THE HEAD	333	3	D2 33D	34D		JNZ	RLUUP	& LEST IF DUNE
214	315 355 341	DWRITE		0	GET STATUS	336	C)55			DCR	L	BACK UP PUINTER
217	032			1		337	3	353			XCHG		SAVE IN D-E PAIR
220	346 UD1		ANT	1		340	0	041 175	342		LXI	H,OATAMARK	
222	300		KNZ	00000		343	-	15 124	341		CALL	CRECH	CALCULATE CRC
223	D52 164 342		LHLD	DIMAAUUK	GET DIMA ADDRESS	346	- 1	71			MOV	A,C	& TEST
226	021 175 342		LXI	D, DATAMAKK	CANE DO INTED	347	-	0.60			ORA	B	FDR ZERO
231	325		PUSH	0	SAVE PUINTER	360	, i	76 001			MV1	A.1	
232	315 363 340		CALL	XFER	LUAD UISK DATA BUFFER	350		200			RN7		RETURN IF CRC ERROR
235	341		PDP	н	RECOVER POINTER	352	ì	121 176	342		1 1 1	D.DATAMARK+1	
2 36	315 124 341		CALL	CRECH	CALCULATE CRC WORD	353		321 170	242		I HI O	DMAADOR	
241	161		MOV	м,С	STORE	350		J52 104	342		YCHG	5/10/10 011	GET READY FOR DMA XFER
242	043		INX	н	-CRC	301		353			DCY	0	
243	160		MOV	м,В	-WDRD	362		133		VEED		8 2000	
244	016 007		MVI	C,7	NUMBER DF HEADER BYTES+1	363		006 200		AFER	MON	8,200Q	CET DISK DATA
246	315 377 340		CALL	RSECT	FIND RIGHT SECTOR	365		176			MUV	A 1 PI	GET DISK DATA
251	300		RN Z		RETURN IF DISK ERROR	366	i (023			INA	0	STODE IN MEMORY
252	006 012		MVT	B.10	DELAY GAP	367		D22			STAX	U	STORE IN PREPORT
252	000 012	FI OOP	IDAY	0	DUMMY READ	370)	D4 3			INX	н	BEODENENT BYTE COUNT
204	032	12001	nrp	B	WAIT FOR 10 BYTES	371	1	005			DCR	В	DECREMENT BYTE COUNT
255	000 004 040		147		BEFORE WRITING	372	2	3D2 365	340		JNZ	XFER+2	& TEST FUR DONE
250	302 254 340			^	PREPARE TO WRITE TEROS	375	5	170			MOV	A,B	
261	257	31.000	AKA	A .	MOITE	376	5	311			RET		
262	022	LUUP	2144	0	CIV BYTEC								
263	015		UCK	L	31X BITE3	377	,	315 355	341	RSECT	CALL	LDHEAD	LDAD HEAD &
264	302 262 340		JNZ	ZLUUP	UP ZERUS	341-002		300		-	RNZ		TEST FOR READY
267	023		INX	U A H	AFT THE	003	5	041 166	342		LXI	H.BUFFER	SECTOR HEADER MARK
270	176		MOV	А,М	GET THE	005	5	006 007			MV 1	B.7	SECTOR HEADER COUNT
271	022		STAX	0	DATA MARK & WRITE	000	2	000 007			DCY	D.	ADJUST TO READ
272	033		DCX	D	ADJUST BACK TO DATA	010		033			DCX X DD	ō.	DISK DATA
273	043		INX	н	ADJUST POINTER	011	1	033		714617	LOAY	n n	PEAD DISK DATA
274	176	WLDDP	MOV	А,М	GET DATA BYTE	012	2	032		T MVI I		Δ	SET FLAGS
275	D22		STAX	D	WRITE IT ON THE DISK	013	3	247			1417	71.14 1 T	TEST END 7ED0
276	054		INR	L	MDVE POINTER AHEAD	014	4	302 012	341				
277	302 274 340		JNZ	WLODP	& TEST FOR LAST BYTE	017	7	072 001	1 343		CHO	NEADPIANN	COMPARE WITH HEADER
302	257		XRA	A	PREPARE TO WRITE A ZERO	022	2	276			LMP		DEAD NEXT HEADED IS EDDOD
303	022		STAX	0	WRITE FINAL ZERO	023	3	302 377	7 340		JNZ	RSEUT	ADVANCE DUCCED DOINTED
204	211		RFT			026	6	043		TSLODP	1N X	н	ADVANCE BUFFER PUINTER
304	311					023	7	005			DCR	В	DECREMENT READER COUNT
						030	0	310			RZ		RETURN IF DONE
20.0		DPEAD	C 61 1	PSECT	FIND CORRECT SECTOR	03	1	032			LDAX	0	READ DISK DATA
305	515 3// 340	UKEAU		NJEG I	DETUDN IF DISK FRRDR	03	2	276			CMP	M	COMPARE WITH MEMORY
310	300		KNZ	0.14		03	2	312 020	6 341		ĴZ	TSLOOP	READ MORE IF NO ERROR
311	006 016		MVI	5,14		100. 100	6	076 000	5		MVT	A.5	TEST FOR
313	032	RWAIT	LDAX	U	REAU PASI	04	ň	220	-		SUB	B	WRDNG TRACK
						04	1	370			DM	-	NUMBER
						04	1	3/0	7 240		IMD	RSECT	NOT A TRACK FRROR
						04	2	303 37	/ 340		UP#	AJEC I	AVI A TRACK ENNUN

Oisk Jockey Firmware

Disk Jockey Firmware

E020 ED30 ED32 E035 E038 E038 ED3C ED30	CO AA E1 DE D1 CD 27 E1 CD C5 ED C2 20 E0 C9 76 76	BLOOP	CALL MVI CALL CALL JNZ RET HLT HLT	HOME C,1 SETSEC DREAD BLOOP
E0 3E	D002		DS	2
E04D E042 E045 E045	D6 B0 2A 70 E2 1I 02 E3	1NPUT WAIT	MV1 LHLO LXI LOAX	B,2DDQ SCON D,STATUS D
E049 ED4A	1F 1F		RAR	5
E048 ED4E ED51 E052	0A 4B E0 CD 85 E0 1A 1F		JC CALL LDAX RAR PAP	WA1T XLOOP O
E053 E054 E057 E05A E05B	0A 40 E0 C0 81 E0 1A 1F	DATAL	JC CALL LDAX RAR BAR	INPUT SOELAY O
E05D E05E	78 1F		MOV	A,B
ED5F ED6D E063 ED66 ED69 E06A E06C	47 D2 57 E0 CD 8I E0 C0 81 ED 78 E6 7F C9	(JNC CALL CALL MOV ANI RET	DATAL SDELAY SDELAY A,B 177Q
E060 E07D	11 03 E3 87 05 08	OUTPUT	LX1 ADO	D,SER1AL A
ED73 ED74 E075 E076	37 1F 47 9F	0L00P	STC RAR MOV S8B	B,A A
E07B E07B E07C	CD B1 ED 78 DD		CALL MOV DCR	SDELAY A,B C
E07D E080	C2 73 E0 C9		JN Z RE T	OLOOP

EDB1 ED84 ED85 ED86 ED87 ED87 ED88 E088	2A 7D E2 29 7C . 85 C2 85 E0 C9	SDELAY XLOOP	LHLD DAO DCX MOV ORA JNZ RET	SCDN H H A,H L XLOOP
E08C ED8F E090 E092	CO EO EÍ IA E6 O1 CO	DWRITE	CALL LDAX ANI RNZ	LDHEAO O 1
E093 E096 E099	2A 74 E2 11 7D E2 05		LXI PUSH	0,DATAMARK
ED9D			POP	AFER H CDECH
EO9E EDA1 EDA2	CO 54 E1 71 -		MOV	M,C
EOA3	70 DE D7		MOV	М,В С.7
EOA6	CD FF EO		CALL	RSECT
EDAA	06 0A 1A	FLOOP	MVI LDAX	B,10 0
EOAD	05 C2 AC E0		OCR JN Z	B FLOOP
EDB1 ED82	AF 12	ZL00P	XRA STAX	A 0
E083 E084	00 C2 B2 E0		OCR JNZ	C ZLOOP
EOB7 EOBB	13 7E		INX MOV	0 · · · · · · · · · · · · · · · · · · ·
ED89 EDBA	12 18			0
EDBBC	23 7E 12	WLOOP	MOV	A,M
EDBE	2C C2 BC F0		1NR JNZ	L WLOOP
EDC2 EDC3	AF 12		XRA STAX	A 0
EDC4	C9		RET	
E0C5 E0C8	CO FF EO CO	DREAD	CALL RNZ	RSECI
EOCB	1A	RWAIT	LOAX	0
EOCC	C2 CB E0		JNZ	RWAIT
E0D3	• BE		CMP	M
C004	90 90 CU		VIL	0112110

පී

Olsk Jockey Firmware

.

341:276 277 301	032 346 010 312 271 341		LDAX AN I JZ	O TZE RO S TEPO	GET OISK STATUS & TEST FOR TRACK ZERO		Q	isk Jocke <u></u>	/ Shugaı	•t Firmware
304 305 310 312 313 316 317	257 041 166 342 066 376 054 312 045 341 167 303 312 341	ILOOP	LXI MVI INR JZ MOV JMP	A H,BUFFER M,OFEH L SETSEC-2 M,A ILOOP	SET UP DATA BUFFER FOR TRACK ZERO & SECTOR ZERD		E000 E300 E301 E302 E303 E300	ORIGIN EC READOATA READMARK STATUS EC LOADHEAD	QU . EQU DR EQU REA QU REAO EQU REAO EQU REA	340:000Q GIN+300H ADDATA+1 DATA+2 AOOATA+3
317 322 325 326 330 331 332 334 334 344 355 356 356 356 356 356 356 356 357 357 37 37 37 37	003 312 341 072 163 342 365 346 353 250 022 356 D20 022 356 023 010 076 143 177 075 302 343 302 343 302 343 311 341 311 341 346 004 377 032 346 0043 314 341 343 006 043 341 314 341 313 341 314 341 313 341 314 341 313 311	TOE LAY OE LAY L DHEAO	LOA PUSH XRA STAX XRA STAX XRA STAX POP STAX MVI MOY OCR JNZ RET LOAX ANI LOAX RAI LOAX RAI CZ LOAX RAI SBB INR RET	DRIVE PSW 353Q B O STEP D PSW O B,TCONST A,MSEC A,A A DELAY+2 B OELAY+2 B OELAY O 4 LOADHEAD B,SETTLE OELAY O A A	GET ACTIVE DRIVE NUMBER MERGE OIRECTION & STEP SENO TO ORIVE FINISH STEP PULSE SENO TO ORIVE HEAO MOTION CONSTANT OELAY ONE MILLESECOND TEST FOR OELAY ONE OISK STATUS MEM LOC GET STATUS BYTE STRIP OFF HEAD LOAO BIT LOAO HEAO & SELECT DRIVE HEAO LOAO SETTLE TIME CONDITIONALLY WAIT FOR SETTLE GET STATUS SET ACC TO 377Q OR ZERO THE ACC FOR REAOY FLAG TO SYSTEM	E000 E003 E006 E009 E007 E012 E015 E018 E018 E018 E018 E021 E023 E026 E027 E028 E029 E029 E028	E 300 E 301 E 302 E 303 E 276 E 279 E 274 E 270 E 2 E 2 E 2 E 2 E 2 E 2 E 2 E 2	WRITEDAT, WRITEMARI OISKFNCT SERIAL EU BUFFER EU SECREG EI OMAAOOR I OATAMARK LASTOATA DRIVE EQI SCON EQU TZERO MOVIN MYOUT STEP TCONST MSEC SETTLE OBOOT TERMIN TRMOUT TKZERO DMA REAO WRITE BOOT	A EQU Ri K EQU STA EQU STA STA	ADOATA AOMARK AAMARK TUS IEAO (N+2:166Q :R+3 FER-7 TAMARK+200Q R-3 -6 10Q 24Q 20Q 20Q 20Q 20Q 20Q 10Q 143Q 35 BOOT INPUT OUTPUT HOME SEETSEC SETOMA OREAO DWRITE SP, BUFFER H,41Q A,21DQ B,200Q B PSW H B STATUS

Disk Jockey Firmware

E16A	4F		MOV	C,A
E 168	7A		MOV	A,D
E 16C	E6 E0		ANI	OEOH
E16E	AB		XRA	Ε
E16F	47		MOV	B,A
E17D	7A		MOV	A,D
E171	DF		RRC	
E172	E6 FD		AN I	D FDH
E174	A9		XRA	С
E175	4F		MOV	C,A
E176	23		INX	н
E177	D1		PDP	D
E178	7A		MOV	A,D
E179	BC		CMP	н
E17A	DB		RC	
E178	C2 57 E1		JNZ	CRECH+3
E17E	78		MOV	A,E
E17F	BD		CMP	L
E180	D8		RC	
E181	C3 57 E1		JMP	CRECH+3
E184	CD ED E1	SEEK	CALL	LDHEAD
E187	CD		RNZ	
E188	79		MOV	A,C
E189	E6 7F		ANI	1770
E188	4F		MOV	C.A
E1BC	C6 B3		ADI	179
E18E	9F		SBB	A
E18F	CD		RNZ	•
E19D	21 77 E2		LXI	H,8UFFER+1
E193	7E	SLDDP	MOV	А,М
E194	89		CMP	C
E 195	CA DF E1		JZ	DELAY-2
E198	DA A1 E1		JC	MOVEIN
E198	D6 10		MVI	B,MVOUT
E19D	35		DCR	M
E 19E	C3 A4 E1		JMP	MOVE IN+3
E1A1	D6 14	MOVEIN	MVI	B,MOVIN
E1A3	34		INR	M
E1A4	CD D2 E1		CALL	IDELAY
E1A7	C3 93 E1		JMP	SLDDP
E1AA	CD ED E1	HDME	CALL	LDHEAD
E1AD	CD		RNZ	
E1AE	D6 14	HLOOP	MVI	8,MOVIN
E18D	CD D2 E1		CALL	TDELAY
E183	1A		LDAX	D
E184	E6 08		ANI	T ZE RD
E186	C2 AE E1		JNZ	HLODP
E189	D6 10	STEPD	MVI	B,MVDUT

E188 E18E E18F E1C1 E1C4 E1C5 E1C8 E1C8 E1CA E1CB E1CF	CD D2 E1 1A E6 D8 CA 89 E1 AF 21 76 E2 36 FE 2C CA 25 E1 77 C3 CA E1	ILOOP	CALL LDAX ANI JZ XRA LXI MVI INR JZ MOV JMP	TDELAY D TZERO STEPO A H.BUFFER M.OFEH L SETSEC-2 M.A ILOOP
E1D2 E1D5 E1D6 E1D8 E1D9 E1D7 E1D7 E1D0 E1D0 E1D0 E1D0 E1D0	3A 73 E2 F5 E6 E8 A8 12 EE 10 12 F1 12 06 D8	TDELAY	LDA PUSH ANI XRA STAX XRI STAX PDP STAX	DRIVE PSW 353Q B D STEP D PSW D B TCONST
E1DF E1E1 E1E3 E1E4 E1E5 E1E8 E1E8 E1E9 E1EC	3E 63 7F 3D C2 E3 E1 D5 C2 E1 E1 C9	DELAY	MVI MVI DCR JNZ DCR JNZ RET	A,MSEC A,A DELAY+2 B DELAY
E1ED E1FD E1F1 E1F3 E1F6 E1F6 E1F6 E1FC E1FC E1FF E1FF	11 D2 E3 1A E6 D4 3A D3 E3 06 23 CC E1 E1 1A 17 9F 3C C9	LDHEAD	LXI LDAX ANI LDA MVI CZ LDAX RAL SBB INR RET	D,STATUS D 4 LDADHEAD B,SETTLE DELAY D A A

Disk Jockey Firmware

Disk	Jockey	Firmware
------	--------	----------

E0D7	2C		INR	L
EODB	1A	RLOOP	LOAX	0
E009	77		MOV	M,A
EDDA	20		INR	L
FOOR	C2 0B E0		JNZ	RLOOP
FOOF	20		OCR	L
EUDE	FR		XCHG	
5050	21 70 52		IXI	H. OATAMARK
5050			CALL	CRECH
EDES	70 34 61		MOV	A (
5057	/3		094	R
EUE/	50 01		MVT	۵ I
LOES	JE UI			A,1
LOLA	00		L YT	D DATAMARK+1
EDER	11 /E EZ			DATAMON
EOEE	2A 74 E2		LHLU	DMAAUUR
EOF1	EB		XLHG	•
E0F2	18		DCX	0 2000
EDF3	06 80	XFER	MYI	8,2004
E0F5	7E		MUV	А, П
EDF6	13		INX	0
E0F7	12		5 IAX	0
EOFB	23		INX	н
E0F9	05		DCR	B
EOFA	C2 F5 E0		JNZ	XFER+2
EDFD	7B		MOV	A,B
EDFE	C9		RE T	
EDFF	CD ED E1	RSECT	CALL	LDHEAD
E 102	CO		RNZ	
E 103	21 76 E2		LX1	H,BUFFER
E106	D6 07		MV1	в,7
E108	18		DCX	D
E109	18		DCX	D
F 1DA	1A	ZWAIT	LOAX	D
FIDB	A7		ANA	Α
F 10C	C2 0A E1		JNZ	ZWAIT
F 10F	3A D1 F3		L DA	READMARK
5112	RF		CMP	М
E113	C2 FF F0		JNZ	RSECT
E115	23	T51.00P	INX	н
5117	05	10200.	DCR	B
C117	05		D7	•
C110	· CB		1 04 1	٥
E119	1A BC		CMD	M
EIIA	DE CA 16 E1		17	1000
E118	CA ID EI		MVT	1 SLUUF A 6
EITE	3E 05		511D	n, 2 D
E120	90		200	D
E121	FB		KP1	DECCT
E122	C3 FF EO		JMP	KJELI

E125	0E 01		557560	MVI	C,1
5127	79 F6 1F		SEISEC	ANT	370
F120	CB			RZ	
F12B	4F			MOV	C.A
E12C	C6 E5			AD1	345Q
E 12E	9F			SBB	A
E 12F	CO			RNZ	
E130	21 79	ε2		LXI	H,SECREG
E133	71			MOV	M,C
E134	CO 4E	E1		CALL	SETCRC
E137	71			MOV	M,C
E13B	23			INX	Н
E139	70			MUV	м, в
E13A	23				
E13B	36 18			MAT 1	A A
E130	AF C9			RET	~
E 1 3 E	21 00	52	SETOMA	1 8 1	H.ORIGIN+2:0000
F142	70		5010101	MOY	A.H
F143	BB			CMP	B
E144	CB			RZ	
E145	3C			INR	Α
E146	BB			CMP	В
E 147	СВ			RZ	
E14B	6D			MOV	H,B
E149	69			MUV	L,C
E14A	22 74	E2		SHLU	OMAADDK
E140	69			KE I	
E 14E	21 76	5 E2	SETCRC	LXI	H,BUFFER
E151	11 7F	A E2		LXI	D,5ECREG+1
E154	D1 FF	FF	CRECH	LXI	8,-1
E157	D5			PUSH	D
E15B	7E			MDV	A,M
€159	A9			XRA	
E15A	57			MUV	U,A
E158	01			RKC	
E150	01				
C150	0F			DDC	
E10E	56 05	-		ANT	DEH
E15F				XRA	0
F 162	56			MOV	Ē.A
F163	0F			RRC	
E164	ĎF			RRC	
E165	OF			RRC	
E 166	57			MOV	D,A
E 167	E6 1	F		ANI	1FH
Ē169	A8			XRA	В

1

-

Acknowledgment

Like many other Thinker Toy products designed by Morrow, the Disk Jockey I controller utilizes the power of the CPU to accomplish many of its I/O tasks. However, unlike other Thinker Toy products, the key idea which makes the interface work is not the "brain child" of George Morrow. The Disk Jockey controller uses the CPU's "READY" line in a novel fashion. This unusual use of READY first appeared in an article by Eugene Fisher in the November 8, 1975 issue of <u>Electronics Design Magazine</u>. Mr. Fisher's penetrating insight into the effective use of the microcomputer to control a floppy disk has served as an inspiration in the design of the Disk Jockey controller.

Warranty

Parts are warranted to be free from defects in material and workmanship. Parts for the Disk Jockey I purchased in kit form is warranted for ninty days from invoice/purchase date. The Disk Jockey I purchased as an assembled unit or as part of the DISCUS I system is warranted for six months from invoice/purchase date. Any board purchased in kit form which is returned for testing/repair is subject to a fee of up to \$35.00. Any out-of-warranty repair of up to \$35.00 will be made without prior approval of customer.

Parts and labor warranty for the disk drive is for forty-five days from invoice/purchase date. For a period of up to one year, there is a flat \$55.00 labor charge for warranty parts replacement. After one year, charges will be made for parts and labor.

Warranty is void if in the opinion of Morrow/Thinker Toys the unit has been subject to abuse, misuse, improper assembly, or if directions have not been followed in assembly.

A COPY OF THE INVOICE OR PROOF OF PURCHASE IS REQUIRED FOR IN-WARRANTY SERVICE. A description of the problem must accompany any item returned for repair. Shipments must be made to Thinker Toys prepaid. Morrow/Thinker Toys is not responsible for any consequential damage.

The foregoing warranty is in lieu of all other warranties expressed or implied and in any event is limited to product repair or replacement.

Morrow Designs, Inc. **Thinker Toys**tm 5221 Central Avenue, Richmond, CA 94804 (415) 524-2101

LIMITED WARRANTY

Morrow Designs Inc. warrants its products to be free from defects in workmanship and material for the period indicated. This warranty is limited to the repair or replacement of parts only and liability is limited to the purchase price of the product. The warranty is void if, in the sole opinion of Morrow Designs Inc., the product has been subject to abuse, misuse, unauthorized modification, improper assembly, nonconformance to assembly directions, or if the unit is used in any other manner than intended.

<u>KITS</u> - Parts, including the printed circuit boards, purchased in kit form are warranted for a period of ninety (90) days from the invoice/ purchase date. If a board, which was purchased in kit form, is returned for testing or repair, a minimum service charge of \$35. will be assessed.

<u>ASSEMBLED BOARDS</u> - Parts, including the printed circuit boards, purchased as factory assebmlies, are warranted for a period of six (6) months from the invoice/purchase date. Out-of-Warranty boards returned for testing or repair will be assessed a minimum of \$35. service charge. If the charge to repair will exceed \$35., the customer will be notified prior to the actual repair.

<u>ELECTROMECHANICAL PERIPHERALS</u> - Peripheral equipment, such as floppy disk drives, hard disk drives, etc., not manufactured by Morrow Designs Inc. have warranties which vary according to the manufacturer. In most cases, Morrow Designs Inc. provides a warranty equal to or greater than the original manufacturer. Please contact the factory for individual warranty information. Warranty information for each device is included with the equipment when it is shipped.

<u>RETURN PROCEDURE</u> - A COPY OF THE INVOICE OR PROOF OF ORIGINAL PURCHASE IS REQUIRED AND MUST ACCOMPANY THE ITEM FOR IN-WARRANTY SERVICE. Items returned without proof of original purchase will be sent back, shipping charges collect. A description of the problem must accompany the returned item. Shipment must be made prepaid to Morrow Designs Inc. Repaired items will be shipped via U.P.S. surface. Shipment by air requires payment of the additional charges. Morrow Designs Inc. is not responsible for any consequential damages or for damage incurred in transit.

The foregoing warranty is in lieu of all other warranties either expressed or implied and, in any event, is limited to product repair or replacement.

Effective February 1, 1980

Specifications, terms, and pricing are subject to change without notice.

LIMITED WARRANTY

DISCUS 1 and DISCUS 2D Systems

This addendum to Morrow Designs Inc. Limited Warranty applies to the Shugart Associates Model 800/801 Floppy Disk Drives as used in the DISCUS 1 and 2D Disk systems.

Parts and labor for a floppy disk drive purchased from Morrow Designs Inc. are warranted for a period of forty-five (45) days from the invoice/purchase date. For a period of one (1) year from the invoice/ purchase date, parts are warranted. A fixed fee of \$55. will be charged for labor. After one (1) year current rates for parts and labor will be charged.









0 1 2 3 4 5 6 7 0 1 2 3 SYSCLK	MICRO-STUFF
	S . NORROW
	LER FROM
	K CONTROL TO AND F
	OPPY DIS
	FRISAL FL
ONE (7A2)	I A UMIT ODUCT OR THE SI
μ0	k Jockey Er toy Pr Diagram F
	THE DIS A THINK TIMING
FOUR	
F CLK	
ECC (13A6)	
EON	
PREADY (3A11)	
WRITE GATE (1C5)	
LOAD PULSE FOR DISK DATA SHIFT REGISTER (WRITE)	
DISK WRITE DATA PULSES	
DISK WRITE CLOCK FULSES	
DISK DATA SHIFT PULSES	